AT91SAM9G10-CU Просмотр технического описания (PDF) - Atmel Corporation

Номер в каталоге

Компоненты Описание

производитель

AT91SAM9G10-CU

AT91 ARM Thumb-based Microcontrollers

Atmel Corporation 

AT91SAM9G10

5. Power Considerations

5.1 Power Supplies

The AT91SAM9G10 has six types of power supply pins:

• VDDCORE pins: Power the core, including the processor, the memories and the peripherals;

voltage ranges from 1.08V and 1.32V, 1.2V nominal.

• VDDIOM pins: Power the External Bus Interface I/O lines; voltage ranges from 1.65V to

1.95V and 3.0V to 3.6V, 1.8V and 3.3V nominal.

• VDDIOP pins: Power the Peripheral I/O lines and the USB transceivers; voltage ranges from

2.7V and 3.6V, 3.3V nominal.

• VDDBU pin: Powers the Slow Clock oscillator and a part of the System Controller; voltage

ranges from 1.08V and 1.32V, 1.2V nominal.

• VDDPLL pin: Powers the PLL cells; voltage ranges from 3.0V and 3.6V, 3.3V nominal.

• VDDOSC pin: Powers the Main Oscillator cells; voltage ranges from 3.0V and 3.6V, 3.3V

nominal.

The double power supplies VDDIOM and VDDIOP are identified in Table 4-1 on page 10. These

supplies enable the user to power the device differently for interfacing with memories and for

interfacing with peripherals.

Ground pins GND are common to VDDCORE, VDDIOM and VDDIOP pins power supplies. Sep-

arated ground pins are provided for VDDBU, VDDOSC and VDDPLL. The ground pins are

GNDBU, GNDOSC and GNDPLL, respectively.

6. I/O Line Considerations

6.1 JTAG Port Pins

TMS, TDI and TCK are Schmitt trigger inputs and have no pull-up resistors.

TDO and RTCK are outputs, driven at up to VDDIOP, and have no pull-up resistor.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level (tied

to VDDBU). It integrates a permanent pull-down resistor of about 15 kΩ to GNDBU, so that it can

be left unconnected for normal operations.

The NTRST pin is used to initialize the embedded ICE TAP Controller when asserted at a low

level. It integrates a permanent pull-up resistor of about 15 kΩ to VDDIOP, so that it can be left

unconnected for normal operations.

6.2 Test Pin

The TST pin is used for manufacturing test purposes when asserted high. It integrates a perma-

nent pull-down resistor of about 15 kΩ to GNDBU, so that it can be left unconnected for normal

operations. Driving this line at a high level leads to unpredictable results.

6.3 Reset Pin

NRST is an open-drain output integrating a non-programmable pull-up resistor. It can be driven

with voltage at up to VDDIOP. As the product integrates power-on reset cells, the NRST pin can

be left unconnected in case no reset from the system needs to be applied to the product.

11

6462A–ATARM–03-Jun-09

Share Link: