78Q2133_F Просмотр технического описания (PDF) - Unspecified

Номер в каталоге

Компоненты Описание

производитель

78Q2133_F

MicroPHY™ 10/100BASE-TX Transceiver

Unspecified 

78Q2123/78Q2133 MicroPHY™

10/100BASE-TX Transceiver

MR4: Auto-Negotiation Advertisement Register

BIT

4.15

4.14

4.13

4.12

4.11

4.10

4.9

4.8

4.7

4.6

4.5

4.4:0

SYMBOL

NP

RSVD

RF

A7

A6

A5

A4

A3

A2

A1

A0

S4:0

TYPE DEFAULT DESCRIPTION

R

0

Next Page: Not supported. Reads logic zero.

R

0

Reserved

R/W

0

Remote Fault: Setting this bit to ‘1’ allows the device to indicate to the

link partner a Remote Fault Condition.

R

0

Reserved.

R/W

0

Asymmetric PAUSE Support Indication for Full Duplex Links. Default is

0 indicating not supported. If the MAC supports Asymmetric PAUSE,

this bit can be written as 1. Writing to this register has no effect until

auto-negotiation is re-initiated.

R

0

PAUSE Support Indication for Full Duplex Links. Default is 0 indicating

not supported. If the MAC supports PAUSE, this bit can be written as 1.

Writing to this register has no effect until auto-negotiation is re-initiated

R

0

100BASE-T4: The 78Q2123/78Q2133 do not support 100BASE-T4

operation.

R/W

(1)

100BASE-TX Full Duplex: If the MR1.14 bit is ‘1’, this bit will be set to

‘1’ upon reset and will be writeable. Otherwise, this bit cannot be set to

‘1’ by the management.

R/W

(1)

100BASE-TX: If the MR1.13 bit is ‘1’, this bit will be set to ‘1’ upon

reset and will be writeable. Otherwise, this bit cannot be set to ‘1’ by

the management.

R/W

(1)

10BASE-T Full Duplex: If the MR1.12 bit is ‘1’, this bit will be set to ‘1’

upon reset and will be writeable. Otherwise, this bit cannot be set to ‘1’

by the management.

R/W

(1)

10BASE-T: If the MR1.11 bit is ‘1’, this bit will be set to ‘1’ upon reset

and will be writeable. Otherwise, this bit cannot be set to ‘1’ by the

management.

R

01h Selector Field: Hard coded with the value of ‘00001’ for IEEE 802.3.

Note: Technology Ability Field: MR4.12:5 are the Technology Ability Field bits (A7:0). The default value of this

field is dependent upon the MR1.15:11 register bits. This field can be overwritten by management to auto-

negotiate to an alternate common technology. Writing to this register has no effect until auto-negotiation is re-

initiated.

Page: 15 of 42

© 2009 Teridian Semiconductor Corporation

Rev 1.5

Share Link: