DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

GL800USB Просмотр технического описания (PDF) - Genesys Logic

Номер в каталоге
Компоненты Описание
производитель
GL800USB Datasheet PDF : 23 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
GL800USB - USB2.0 UTMI COMPLIANT TRANSCEIVER
Pin # Name
20 RXACTV
21 RXERR
22 RXVLD
23 CLKOUT
24 TXVLD
25 VALIDH
Pull
I/O
Up/Down
Description
Receive Active, active high. Indicates that the
receive state machine has detected SYNC and is
active. RXACTV is negated after a Bit Stuff Error
or an EOP is detected.
In HS mode, RXACTV must be negated no less
than 3 and no more than 8 CLKs after an Idle
O
state is detected on the USB. And RXACTV must
be negated for at least 1 CLK between
consecutive received packets.
In FS/FS only modes, RXACTV must be negated
no more than 2 CLKs after a FS Idle state is
detected on the USB. And RXACTV must be
negated for at least 4 CLKs between consecutive
received packets.
Receive Error, active high.
0: Indicates no error.
1: Indicates that a receive error has been detected.
O
This output is clocked with the same timing as the
Data lines and can occur at anytime during a
transfer. If asserted, it will force the negation of
RXVLD on the next rising edge of CLKOUT.
Receive Data Valid, active high. Indicates that
O
the Data bus has valid data. The Rx Register is
full and ready to be unloaded. The SIE is
expected to latch the Data bus on the clock edge.
Clock. This 30MHz clock output is used for
O
clocking receive and transmit HS/FS 16-bit
parallel data.
Transmit Valid, active high. Indicates that the
Data bus is valid. The assertion of Transmit Valid
initiates SYNC on the USB. The negation of
Transmit Valid initiates EOP on the USB.
In HS mode, the SYNC pattern must be asserted
I
on the USB between 8 and 16 bit times after the
assertion of TXVLD is detected by the Transmit
State Machine.
In FS/ FS only Modes, the SYNC pattern must be
asserted on the USB no less than 1 CLK and no
more than 5 CLKs after the assertion of TXVLD is
detected by the Transmit State Machine.
B
Transmit/Receive Valid High, active high.
©2000-2001 Genesys Logic Inc.—All rights reserved.
Page 11 of 23

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]