82545GM Просмотр технического описания (PDF) - Intel

Номер в каталоге

Компоненты Описание

производитель

82545GM

Gigabit Ethernet Controller

Intel 

Networking Silicon — 82545GM

3.2.2

3.2.3

Symbol

STOP#

IDSEL#

DEVSEL#

VIO

Type

Name and Function

Stop. The Stop signal indicates the current target is requesting the master to stop the

STS

current transaction. As a slave, the 82545GM controller drives STOP# to request the

bus master to stop the transaction. As a master, the 82545GM controller receives

STOP# from the slave to stop the current transaction.

I

Initialization Device Select. The Initialization Device Select signal is used by the

82545GM as a chip select signal during configuration read and write transactions.

Device Select. When the Device Select signal is actively driven by the 82545GM, it

STS

signals notifies the bus master that it has decoded its address as the target of the

current access. As an input, DEVSEL# indicates whether any device on the bus has

been selected.

VIO. The VIO signal is a voltage reference for the PCI interface (3.3 V or 5 V PCI

signaling environment). It is used as the clamping voltage.

P

Note: An external resistor is required between the voltage reference and the VIO pin.

The target resistor value is 100 K

Arbitration Signals

Symbol

REQ64#

ACK64#

REQ#

GNT#

LOCK#

Type

Name and Function

Request Transfer. The Request Transfer signal is generated by the current initiator

TS indicating its desire to perform a 64-bit transfer. REQ64# has the same timing as the

Frame signal.

Acknowledge Transfer. The Acknowledge Transfer signal is generated by the

TS currently addressed target in response to the REQ64# assertion by the initiator.

ACK64# has the same timing as the Device Select signal.

TS

Request Bus. The Request Bus signal is used to request control of the bus from the

arbiter. This signal is point-to-point.

I

Grant Bus. The Grant Bus signal notifies the 82545GM that bus access has been

granted. This is a point-to-point signal.

Lock Bus. The Lock Bus signal is asserted by an initiator to require sole access to a

I

target memory device during two or more separate transfers. The 82545GM device

does not implement bus locking.

Interrupt Signal

Symbol

INTA#

Type

Name and Function

TS

Interrupt A. Interrupt A is used to request an interrupt of the 82545GM. It is an active

low, level-triggered interrupt signal.

Datasheet

11

Share Link: