xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
DMA Interrupt Reason
register
EXT_EOT
INT_EOT
DMA_XFER_OK
IE_EXT_EOT
IE_INT_EOT
IE_DMA_XFER_OK
DMA Interrupt Enable
register
Fig 4. Interrupt logic.
Interrupt Enable register
IEBRESET
IESOF
IEDMA
OR
IEP7RX
IEP7TX
Interrupt register
BRESET
SOF
DMA
EP7RX
EP7TX
OR
LE
LATCH
Interrupt Configuration
register
INT
PULSE/LEVEL
GENERATOR
INTPOL
GLINTENA
Mode register
004aaa275