DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CC1110FX Просмотр технического описания (PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Номер в каталоге
Компоненты Описание
производитель
CC1110FX Datasheet PDF : 240 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CC1110Fx / CC1111Fx
Parameter
Active mode with
radio in RX,
433 MHz
Active mode with
radio in RX,
868, 915 MHz
Active mode with
radio in TX,
315 MHz
Min Typ Max
19.8
19.7
17.1
19.8
19.7
19.8
17.1
19.8
20.5
21.5
18.1
20.5
20.2
19.7
17.0
18.7
19.7
17.0
18.7
20.4
18.0
19.1
31.5
19
18
Unit Condition
Digital regulator on. High speed crystal oscillator and low power
RCOSC running. Radio in RX mode (sensitivity optimized
MDMCFG2.DEM_DCFILT_OFF=1)
mA 1.2 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 1.2 kBaud, input at sensitivity limit, system clock at 24 MHz.
mA 1.2 kBaud, input at sensitivity limit, system clock at 203 kHz.
mA 1.2 kBaud, input well above sensitivity limit, system clock at 26 MHz.
mA 1.2 kBaud, input well above sensitivity limit, system clock at 24 MHz.
mA 38.4 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 38.4 kBaud, input at sensitivity limit, system clock at 203 kHz
mA 38.4 kBaud, input well above sensitivity limit, system clock at 26 MHz.
mA 250 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 250 kBaud, input at sensitivity limit, system clock at 24 MHz.
mA 250 kBaud, input at sensitivity limit, system clock at 1.625 MHz.
mA 250 kBaud, input well above sensitivity limit, system clock at 26 MHz.
mA 250 kBaud, input well above sensitivity limit, system clock at 24 MHz
See Figure 2 for typical variation over operating conditions
Digital regulator on. High speed crystal oscillator and low power
RCOSC running. Radio in RX mode (sensitivity optimized
MDMCFG2.DEM_DCFILT_OFF=1). 24MHz system clock not
measured
mA 1.2 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 1.2 kBaud, input at sensitivity limit, system clock at 203 kHz.
mA 1.2 kBaud, input well above sensitivity limit, system clock at 26 MHz.
mA 38.4 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 38.4 kBaud, input at sensitivity limit, system clock at 203 kHz.
mA 38.4 kBaud, input well above sensitivity limit, system clock at 26 MHz.
mA 250 kBaud, input at sensitivity limit, system clock at 26 MHz.
mA 250 kBaud, input at sensitivity limit, system clock at 1.625 MHz.
mA 250 kBaud, input well above sensitivity limit, system clock at 26 MHz.
System clock running at 26 MHz or 24MHz.
Digital regulator on. High speed crystal oscillator and low power
RCOSC running. Radio in TX mode
mA +10 dBm output power (PA_TABLE0=0xC2)
mA 0 dBm output power (PA_TABLE0=0x51)
mA -6 dBm output power (PA_TABLE0=0x2A)
SWRS033E
Page 11 of 239

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]