DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SAA7127 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
производитель
SAA7127
Philips
Philips Electronics Philips
SAA7127 Datasheet PDF : 44 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
Digital video encoder
Product specification
SAA7126H; SAA7127H
Table 11 Subaddresses 38H and 39H
DATA BYTE
GY0 to GY4
GCD0 to GCD4
DESCRIPTION
Gain luminance of RGB (CR, Y and CB) output, ranging from (1 1632) to (1 + 1532).
Suggested nominal value = 6 (11010b), depending on external application.
Gain colour difference of RGB (CR, Y and CB) output, ranging from (1 1632) to (1 + 1532).
Suggested nominal value = 6 (11010b), depending on external application.
Table 12 Subaddress 3AH
DATA BYTE
MP2C1
MP2C2
CSYNC
DEMOFF
SYMP
CBENB
LOGIC
LEVEL
0
1
0
1
0
1
0
1
0
1
0
1
DESCRIPTION
input data is twos complement from MP1 input port (encoder path)
input data is straight binary from MP1 input port; default after reset
input data is twos complement from MP2 input port (RGB path)
input data is straight binary from MP2 input port; default after reset
If VBSEN0 = 0, CVBS output signal is switched to CVBS DAC.
If VBSEN0 = 1, luminance output signal is switched to CVBS DAC; default after reset.
advanced composite sync is switched to CVBS DAC
YCBCR-to-RGB dematrix is active; default after reset
YCBCR-to-RGB dematrix is bypassed
horizontal and vertical trigger is taken from RCV2 and RCV1 respectively; default after reset
horizontal and vertical trigger is decoded out of “CCIR 656” compatible data at MP port
data from input ports is encoded; default after reset
colour bar with fixed colours is encoded
Table 13 Subaddress 54H
DATA BYTE
EDGE1
EDGE2
CCIRS
VPSEN
LOGIC
LEVEL
0
1
0
1
0
1
0
1
DESCRIPTION
MP1 data is sampled on the rising clock edge; default after reset
MP1 data is sampled on the falling clock edge
MP2 data is sampled on the rising clock edge; default after reset
MP2 data is sampled on the falling clock edge
If SYMP = 1, horizontal and vertical trigger is decoded out of “CCIR 656” compatible data at
MP2 port; default after reset.
If SYMP = 1, horizontal and vertical trigger is decoded out of “CCIR 656” compatible data at
MP1 port.
video programming system data insertion is disabled; default after reset
video programming system data insertion in line 16 is enabled
2002 Oct 15
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]