BD82HM55-SLGZS Просмотр технического описания (PDF) - Intel
Номер в каталоге
Компоненты Описание
производитель
BD82HM55-SLGZS Datasheet PDF : 956 Pages
| |||
10.1.25
10.1.26
10.1.27
10.1.28
10.1.29
10.1.30
10.1.31
10.1.32
10.1.33
10.1.34
10.1.35
10.1.36
10.1.37
10.1.38
10.1.39
10.1.40
10.1.41
10.1.42
10.1.43
10.1.44
10.1.45
10.1.46
10.1.47
10.1.48
10.1.49
10.1.50
10.1.51
10.1.52
10.1.53
10.1.54
10.1.55
10.1.56
10.1.57
10.1.58
10.1.59
10.1.60
10.1.61
10.1.62
10.1.63
10.1.64
10.1.65
10.1.66
10.1.67
10.1.68
10.1.69
10.1.70
TCTL—TCO Configuration Register........................................................ 401
D31IP—Device 31 Interrupt Pin Register ............................................... 402
D30IP—Device 30 Interrupt Pin Register ............................................... 403
D29IP—Device 29 Interrupt Pin Register ............................................... 403
D28IP—Device 28 Interrupt Pin Register ............................................... 404
D27IP—Device 27 Interrupt Pin Register ............................................... 405
D26IP—Device 26 Interrupt Pin Register ............................................... 406
D25IP—Device 25 Interrupt Pin Register ............................................... 406
D22IP—Device 22 Interrupt Pin Register ............................................... 407
D31IR—Device 31 Interrupt Route Register ........................................... 407
D30IR—Device 30 Interrupt Route Register ........................................... 408
D29IR—Device 29 Interrupt Route Register ........................................... 409
D28IR—Device 28 Interrupt Route Register ........................................... 410
D27IR—Device 27 Interrupt Route Register ........................................... 411
D26IR—Device 26 Interrupt Route Register ........................................... 412
D25IR—Device 25 Interrupt Route Register ........................................... 413
D24IR—Device 24 Interrupt Route Register ........................................... 414
D22IR—Device 22 Interrupt Route Register ........................................... 415
OIC—Other Interrupt Control Register .................................................. 416
PRSTS—Power and Reset Status .......................................................... 417
CIR7—Chipset Initalization Register 7................................................... 417
CIR8—Chipset Initialization Register 8 .................................................. 418
CIR9—Chipset Initialization Register 9 .................................................. 418
CIR10—Chipset Initialization Register 10 .............................................. 418
CIR13—Chipset Initialization Register 13 .............................................. 418
CIR14—Chipset Initialization Register 14 .............................................. 418
CIR15—Chipset Initialization Register 15 .............................................. 419
CIR16—Chipset Initialization Register 16 .............................................. 419
CIR17—Chipset Initialization Register 17 .............................................. 419
CIR18—Chipset Initialization Register 18 .............................................. 419
CIR19—Chipset Initialization Register 19 .............................................. 419
CIR20—Chipset Initialization Register 20 .............................................. 420
CIR21—Chipset Initialization Register 21 .............................................. 420
CIR22—Chipset Initialization Register 22 .............................................. 420
RC—RTC Configuration Register........................................................... 421
HPTC—High Precision Timer Configuration Register ................................ 421
GCS—General Control and Status Register ............................................ 422
BUC—Backed Up Control Register ........................................................ 424
FD—Function Disable Register ............................................................. 425
CG—Clock Gating Register .................................................................. 427
FDSW—Function Disable SUS Well Register ........................................... 428
FD2—Function Disable 2 Register......................................................... 428
MISCCTL—Miscellaneous Control Register ............................................. 429
USBOCM1—Overcurrent MAP Register 1................................................ 430
USBOCM2—Overcurrent MAP Register 2................................................ 431
RMHWKCTL—Rate Matching Hub Wake Control Register .......................... 432
11 PCI-to-PCI Bridge Registers (D30:F0).................................................................... 435
11.1 PCI Configuration Registers (D30:F0) ................................................................. 435
11.1.1 VID—Vendor Identification Register (PCI-PCI—D30:F0) .......................... 436
11.1.2 DID—Device Identification Register (PCI-PCI—D30:F0) ........................... 436
11.1.3 PCICMD—PCI Command Register (PCI-PCI—D30:F0).............................. 436
11.1.4 PSTS—PCI Status Register (PCI-PCI—D30:F0) ....................................... 437
11.1.5 RID—Revision Identification Register (PCI-PCI—D30:F0)......................... 439
11.1.6 CC—Class Code Register (PCI-PCI—D30:F0).......................................... 439
11.1.7 PMLT—Primary Master Latency Timer Register
(PCI-PCI—D30:F0)............................................................................. 440
11.1.8 HEADTYP—Header Type Register (PCI-PCI—D30:F0) .............................. 440
11.1.9 BNUM—Bus Number Register (PCI-PCI—D30:F0) ................................... 440
11.1.10 SMLT—Secondary Master Latency Timer Register
(PCI-PCI—D30:F0)............................................................................. 441
11.1.11 IOBASE_LIMIT—I/O Base and Limit Register
(PCI-PCI—D30:F0)............................................................................. 441
11.1.12 SECSTS—Secondary Status Register (PCI-PCI—D30:F0) ......................... 442
11.1.13 MEMBASE_LIMIT—Memory Base and Limit Register
(PCI-PCI—D30:F0)............................................................................. 443
10
Datasheet
Share Link: 