AT91SAM9R64(2008) Просмотр технического описания (PDF) - Atmel Corporation

Номер в каталоге

Компоненты Описание

производитель

AT91SAM9R64
(Rev.:2008)

AT91 ARM Thumb Microcontrollers

Atmel Corporation 

7.5 Peripheral DMA Controller (PDC)

• Acting as one AHB Bus Matrix Master

• Allows data transfers from/to peripheral to/from any memory space without any intervention

of the processor.

• Next Pointer support, prevents strong real-time constraints on buffer management.

The Peripheral DMA Controller handles transfer requests from the channel according to the fol-

lowing priorities (Low to High priorities):

a. TWI0 Transmit Channel

b. DBGU Transmit Channel

c. USART3 Transmit Channel

d. USART2 Transmit Channel

e. USART1 Transmit Channel

f. USART0 Transmit Channel

g. AC97 Transmit Channel

h. SPI Transmit Channel

i. SSC1 Transmit Channel

j. SSC0 Transmit Channel

k. TWI0 Receive Channel

l. DBGU Receive Channel

m. ADC Receive Channel

n. USART3 Receive Channel

o. USART2 Receive Channel

p. USART1 Receive Channel

q. USART0 Receive Channel

r. AC97 Receive Channel

s. SPI Receive Channel

t. SSC1 Receive Channel

u. SSC0 Transmit Channel

v. MCI Receive/Transmit Channel

7.6 DMA Controller

• Acting as one Matrix Master

• Embeds 2 channels

• 16 bytes/FIFO for Channel Buffering

• Linked List support with Status Write Back operation at End of Transfer

• Word, Half-word, Byte transfer support

7.7 Debug and Test Features

• ARM926 Real-time In-circuit Emulator

– Two real-time Watchpoint Units

– Two Independent Registers: Debug Control Register and Debug Status Register

– Test Access Port Accessible through JTAG Protocol

20 AT91SAM9R64/RL64 Preliminary

6289A–ATARM–15-Jan-08

Share Link: