LF3370 Просмотр технического описания (PDF) - LOGIC Devices

Номер в каталоге

Компоненты Описание

производитель

LF3370

High-Definition Video Format Converter

LOGIC Devices 

DEVICES INCORPORATED

LF3370

High-Definition Video Format Converter

on the rising edge of CLK.

RESET — Reset

RESET is used to reset all program-

mable flags and line up clock edges

during single muxed input or single

muxed output events. RESET is used

at power up or just after device

configuration. This pin is latched on

the rising edge of CLK.

LF3370 Device Initialization

This section explains how to initialize the

device for proper operation. It also serves as

a summary of all conditions that should be

considered before using the device or for

troubleshooting.

TABLE 1. INPUT/OUTPUT FORMATS

Input

Channel

4:4:4:4

Input Format*

4:2:2:4

4:2:2:4

A12-0

B12-0

C12-0

D12-0

Output

Channel

R

G

B

Key

4:4:4:4

Y

Y

Cb

Cb/Cr

Cr

N/A

Key

Key

Output Format*

4:2:2:4

4:2:2:4

W12-0

X12-0

Y12-0

Z12-0

R

G

B

Key

Y

Y

Cb

Cb/Cr

Cr

N/A

Key

Key

4:2:2:4

Y/Cb/Cr

N/A

N/A

Key

4:2:2:4

Y/Cb/Cr

N/A

N/A

Key

* Not all input/output combinations are valid. If single channel interleaved video

is used on either the input or output, the core clock will be running at CLK/2.

Thus the maximum input, output, and core data rate must be considered.

Configuration Register 0 and Configuration

Register 1 must be loaded before operation

of the device. If Core Bypassing is desired,

Configuration Register 2 must be loaded

before use. If use of the Half-Band Filters is

desired, at least one Half-Band Filter RSL

Register Set must be loaded and selected for

each Half-Band Filter.

If use of the Matrix Multiplier/Key Scaler is

desired, at least one Matrix Multiplier/Key

Scaler RSL Register Set and coefficient

address must be loaded and selected for

each channel. If use of the Input Bias Adder

is desired, at least one Input Bias Adder

Register must be loaded and selected before

use. If use of the Output Bias Adder is

desired, at least one Output Bias Adder

Register must be loaded and selected before

use. If use of the Look-Up Table is desired,

the Look-Up Table must be loaded before

use.

When using a single channel input or

output with interleaved video, SYNC and

RESET should be used for proper initializa-

tion as shown in Figure 5. If 12 bits or less

input data is desired, the input data should

be shifted so the MSBs are aligned.

FIGURE 3. INPUT AND OUTPUT FORMATS

INPUT BIAS ADDER/OUTPUT BIAS ADDER

Input Data

Output Data

12 11 10

–212 211 210

(Sign)

210

22 21 20

12 11 10

–212 211 210

(Sign)

210

22 21 20

MATRIX MULTIPLIER/KEY SCALER

Input Data

Coefficient Data

12 11 10

–212 211 210

(Sign)

210

22 21 20

*Matrix Multiplier Output

12 11 10

–20 2–1 2–2

(Sign)

210

2–10 2–11 2–12

*Key Scaler Output

F19 F18 F17

–215 214 213

(Sign)

F2 F1 F0

2–2 2–3 2–4

F19 F18 F17

–213 212 211

(Sign)

F2 F1 F0

2–4 2–5 2–6

*Format of Matrix Multiplier/Key Scaler ouput feeding the RSL Circuitry. F19-F0 corresponds to 20 MSBs of which a

13-bit window can be selected from F19-F4 .

HALF-BAND FILTER

Input Data

12 11 10

–212 211 210

(Sign)

210

22 21 20

**Filter Output (Non-Interpolate)

**Filter Output (Interpolate)

Input Demultiplexer

The input demultiplexer section acts as a

buffer between the user’s datapath and the

F19 F18 F17

–212 211 210

(Sign)

F2 F1 F0

2–5 2–6 2–7

F19 F18 F17

–213 212 211

(Sign)

F2 F1 F0

2–4 2–5 2–6

*Format of Half-Band Filter ouput feeding the RSL Circuitry. F19-F0 corresponds to 20 MSBs of which a

13-bit window can be selected from F19-F4 (see Table 3).

Video Imaging Products

5

03/13/2001–LDS.3370-F

Share Link: