PM4354 Просмотр технического описания (PDF) - PMC-Sierra

Номер в каталоге

Компоненты Описание

производитель

PM4354

FOUR CHANNEL COMBINED E1/T1/J1 TRANSCEIVER/FRAMER

PMC-Sierra 

RELEASED

PM4354 COMET-QUAD

DATASHEET

PMC-1990315

ISSUE 6

FOUR CHANNEL COMBINED E1/T1/J1

TRANSCEIVER / FRAMER

TABLE 89 - LINE RECEIVER CONFIGURATION REGISTERS .......................................... 372

TABLE 90 - LINE RECEIVER RAM PROGRAMMING REGISTERS ................................... 373

TABLE 91 - SEQUENCE TO FOLLOW RLPS RAM PROGRAMMING................................ 374

TABLE 92 - RLPS EQUALIZER RAM TABLE (T1 MODE) ................................................... 375

TABLE 93 - RLPS EQUALIZER RAM TABLE (E1 MODE) ................................................... 378

TABLE 94: - DATA AND CAS T1 H-MVIP FORMAT .............................................................. 399

TABLE 95: - DATA AND CAS E1 H-MVIP FORMAT .............................................................. 399

TABLE 96: - CCS T1 H-MVIP FORMAT ................................................................................ 400

TABLE 97: - CCS E1 H-MVIP FORMAT ................................................................................ 400

TABLE 98: - ABSOLUTE MAXIMUM RATINGS .................................................................... 426

TABLE 99: - D.C. CHARACTERISTICS ................................................................................ 427

TABLE 100: - MICROPROCESSOR INTERFACE READ ACCESS........................................ 429

TABLE 101: - MICROPROCESSOR INTERFACE WRITE ACCESS ...................................... 431

TABLE 102: - RTSB TIMING ................................................................................................... 433

TABLE 103: - XCLK INPUT (FIGURE 82) ............................................................................... 433

TABLE 104 - TRANSMIT BACKPLANE INTERFACE ............................................................ 434

TABLE 105 - RECEIVE BACKPLANE INTERFACE ............................................................... 437

TABLE 106: - H-MVIP TRANSMIT TIMING (FIGURE 87) ....................................................... 440

TABLE 107: - H-MVIP RECEIVE TIMING (FIGURE 88).......................................................... 441

TABLE 108: - TRANSMIT LINE INTERFACE TIMING (FIGURE 89) ...................................... 441

TABLE 109: - JTAG PORT INTERFACE ................................................................................. 442

TABLE 110: - ORDERING INFORMATION ............................................................................. 445

TABLE 111: - THERMAL INFORMATION................................................................................ 445

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC. AND FOR ITS CUSTOMERS’ INTERNAL USE

xiv

Share Link: