DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SST89E554 Просмотр технического описания (PDF) - Silicon Storage Technology

Номер в каталоге
Компоненты Описание
производитель
SST89E554
SST
Silicon Storage Technology SST
SST89E554 Datasheet PDF : 58 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
FlashFlex51 MCU
SST89E564 / SST89V564 / SST89E554 / SST89V554
Preliminary Specifications
Serial Port Control Register (SCON)
Location
7
6
5
4
3
2
1
98H SM0/FE SM1
SM2
REN
TB8
RB8
TI
0
Reset Value
RI 00000000b
Symbol
FE
SM0
SM1
Function
Set SMOD0 = 1 to access FE bit.
0: No framing error
1: Framing Error. Set by receiver when an invalid stop bit is detected. This bit needs to
be cleared by software.
SMOD0 = 0 to access SM0 bit.
Serial Port Mode Bit 0
Serial Port Mode Bit 1
SM2
REN
TB8
RB8
TI
RI
SM0
0
0
1
1
SM1
0
1
0
1
Mode
0
1
2
3
Description
Shift Register
8-bit UART
9-bit UART
9-bit UART
Baud Rate1
fOSC/6 (6 clock mode) or fOSC/
12 (12 clock mode)
Variable
fOSC/32 or fOSC/16 (6 clock
mode) or fOSC/64 or
fOSC/32 (12 clock mode)
Variable
1. fOSC = oscillator frequency
Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then RI
will not be set unless the received 9th data bit (RB8) is 1, indicating an address, and the
received byte is a Given or broadcast Address. In Mode 1, if SM2 = 1 then RI will not be
activated unless a valid stop bit was received, and the received byte is a Given or
Broadcast Address. In Mode 0, SM2 should be 0.
Enables serial reception.
0: to disable reception.
1: to enable reception.
The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as
desired.
In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM2 - 0, RB8 is the
stop bit that was received. In Mode 0, RB8 is not used.
Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the
beginning of the stop bit in the other modes, in any serial transmission, Must be cleared
by software.
Receive interrupt flag. Set by hardware at the end of the8th bit time in Mode 0, or halfway
through the stop bit time in the other modes, in any serial reception (except see SM2).
Must be cleared by software.
©2001 Silicon Storage Technology, Inc.
23
S71181-03-000 9/01 384

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]