DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UCB1510DB Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
производитель
UCB1510DB
Philips
Philips Electronics Philips
UCB1510DB Datasheet PDF : 32 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
UCB1510
AC97 digital modem codec
13. General purpose I/O
The UCB1510 has 8 programmable digital input/output (I/O) pins. These pins can be
independently programmed for polarity, value, direction and interrupt through the
GPIO control registers.
14. Interrupt generation
The UCB1510 contains a programmable interrupt control block.
The internal interrupt signal presents the 'OR' function of all interrupt status bits and
can be used to give an interrupt to the system controller using the AClink interrupt
protocol
The interrupt controller is implemented asynchronously. This provides the possibility
to generate interrupts when BIT_CLK is stopped, e.g. an interrupt can be generated
in power down mode, when the state of one of the IO pins changes (e.g. ring detect).
15. Reset circuit and mode selection
The AC97 specification rev 2.1 describes a number of states and reset functions for a
modem codec either in primary or secondary codec.
15.1 Resets
15.1.1 Pulling the PON pin LOW
The PON pin acts as a hardware reset and is typically connected to a power
detection circuit.
15.1.2 Activating the RESET pin
Pulling the RESET pin low will start a cold or a warm reset sequence.
If the circuit is active (MLNK = 0). A cold reset is started. The reset sequence will end
after the rising edge of RESET. Only then will the AClink be available. Vendor test
modes are inactive as soon as the reset sequence starts so that mode sensing is
possible.
If the MLNK bit is set when the RESET pin is pulled low, a warm reset is activated
when RESET goes high again.
15.1.3 Activating the SYNC pin when AClink is inactive
When the AClink is not active (no BIT_CLK present), a rising SYNC will cause a
warm reset.
15.1.4 Writing reg 0x3C
When written, the reg 0x3C will initiate a register reset. All registers are set to their
default values.
9397 750 06856
Preliminary specification
Rev. 01 — 4 February 2000
© Philips Electronics N.V. 2000. All rights reserved.
20 of 32

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]