SP674AB Просмотр технического описания (PDF) - Signal Processing Technologies

Номер в каталоге

Компоненты Описание

производитель

SP674AB

12–Bit Sampling A/D Converters

Signal Processing Technologies 

CONVERT MODE TIMING

CE

tSSC

CS

R/C tSRC

A0

tSAC

STS

DB11–

DB0

tHEC

tHRC

tHAC

tDSC

tC

HIGH IMPEDANCE

CHARACTERISTICS

Typical @ 25˚C, VCC = +15V or +10V, VLOGIC = +5V, VEE = 0V, unless otherwise specified.

PARAMETER

tDSC STS Delay from CE

tHEC CE Pulse Width

tSSC CS to CE Setup

tHSC CS Low during CE High

tSRC R/C to CE Setup

tHRC R/C Low during CE High

tSAC A0 to CE Setup

tHAC A0 Valid during CE High

tC Conversion Time1, 3, 4

MIN. TYP. MAX.

200

50

50

50

50

50

0

50

See specifications

UNITS

ns

ns

ns

ns

ns

ns

ns

ns

CONDITIONS

NOTES:

1.

2.

3.

4.

Parameters guaranteed by design and sample tested.

Parameters 100% tested @ 25˚C on special orders.

100% tested.

TMIN to TMAX.

Figure 8. Convert Mode Timing

13

Share Link: