DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PM4388 Просмотр технического описания (PDF) - PMC-Sierra

Номер в каталоге
Компоненты Описание
производитель
PM4388
PMC-Sierra
PMC-Sierra PMC-Sierra
PM4388 Datasheet PDF : 284 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
DATA SHEET
PMC-960840
ISSUE 5
PM4388 TOCTL
OCTAL T1 FRAMER
LIST OF TABLES
TABLE 1 - NORMAL MODE REGISTER MEMORY MAP ............................. 38
TABLE 2 - TYPICAL TRANSMIT TIMING CONFIGURATIONS ..................... 60
TABLE 3 - TPSC INDIRECT MEMORY MAP............................................... 108
TABLE 4 - SIGX INDIRECT MEMORY MAP ............................................... 138
TABLE 5 - ACCESSING INPUTS IN TEST MODE 0 ................................... 194
TABLE 6 - CONTROLLING OUTPUTS IN TEST MODE 0 .......................... 195
TABLE 7 - BOUNDARY SCAN REGISTER ................................................. 198
TABLE 8 - DEFAULT SETTINGS ................................................................. 207
TABLE 9 - ESF FRAME FORMAT ............................................................... 208
TABLE 10 - SF FRAME FORMAT.................................................................. 209
TABLE 11 - PMON POLLING SEQUENCE ................................................... 209
TABLE 12 - PSEUDO RANDOM PATTERN GENERATION (PS BIT = 0)...... 221
TABLE 13 - REPETITIVE PATTERN GENERATION (PS BIT = 1)................. 222
TABLE 14 - BOUNDARY SCAN REGISTER ................................................. 237
TABLE 15 - TOCTL ABSOLUTE MAXIMUM RATINGS ................................. 243
TABLE 16 - TOCTL D.C. CHARACTERISTICS.............................................. 244
TABLE 17 - MICROPROCESSOR READ ACCESS (FIGURE 37) ................ 246
TABLE 18 - MICROPROCESSOR WRITE ACCESS (FIGURE 38) ............... 248
TABLE 19 - XCLK=37.056 MHZ INPUT (FIGURE 39)................................... 251
TABLE 20 - EGRESS INTERFACE TIMING - CLOCK SLAVE: EFP ENABLED
MODE (FIGURE 40) ............................................................................. 252
TABLE 21 - EGRESS INTERFACE TIMING - CLOCK SLAVE: EXTERNAL
SIGNALING (FIGURE 41) .................................................................... 253
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
xiv

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]