LC6514B Просмотр технического описания (PDF) - SANYO -> Panasonic
Номер в каталоге
Компоненты Описание
производитель
LC6514B
SANYO -> Panasonic
LC6514B Datasheet PDF : 17 Pages
| |||
LC6514B
Absolute Maximum Ratings at Ta = 25˚C, VSS=0V (VDD=5V±20% unless otherwise specified)
Parameter
Symbol
Conditions
Ratings
Unit
Maximum supply voltage
Input voltage
Output voltage
Peak output current
Allowable power dissopation
VDD max
VIN1
VIN2
VOUT1
VOUT2
IO1
IO2
IO3
IO4
Pd max1
Inputs other than Vp (Note 1)
VP
Outputs other than ports E, F, G, H, I
Ports E, F, G, H, I
Each pin of ports C, D
Each pin of ports E, F
Each pin of ports G, H, I
All pins of ports C to I
Dip package, Ta=–30 to +70°C
Pd max2 Flat package, Ta=–30 to +70°C
–0.3 to +7.0 V
–0.3 to VDD+0.3 V
VDD–45 to VDD+0.3 V
–0.3 to VDD+0.3 V
VDD–45 to VDD+0.3 V
–2.0 to +2.0 mA
–10 to 0 mA
–15 to 0 mA
–90 to +16 mA
600 mW
400 mW
Operating temperature
Topr
–30 to +70 °C
Storage temperature
Tstg
–55 to +125 °C
Note 1: For pin OSC1, up to oscillation amplitude generated when internaly oscillated under the recommended
oscillation conditions in Fig. 3 is allowable.
Recommended Operating Conditions at Ta = –30˚C to +70˚C, VSS = 0V(VDD = 4.0V to 6.0V unless otherwise
specified)
Parameter
Operating supply voltage
Power-down supply voltage
H-level input votage
L-level input votage
Operating clock frequency
H-level clock pulse width
L-level clock pulse width
Clock input rise time
Clock input fall time
External capacitance for CR OSC
External resistance for CR OSC
External circuit constants for ceramic OSC
Standby timing
Allowable delay in
Key scan circuit
Symbol
Conditions
VDD
VDDMR
VIH1
VIH2
VIH3
VIL1
VIL2
VIL3
VIL4
fextosc
twφH
twφL
toscR
toscF
Cext
Rext
R1, R2
C1, C2
tVDDR
tVDDF
tDL
tDH
HOLD=VIL4, HOLD mode
Ports A to D, port A : "normal threshold input"
VDD=4.5 to 5.5V, port A : "low threshold input"
INT, RES, HOLD, OSC1 pins
Ports A to D, port A : "normal threshold input"
VDD=4.5 to 5.5V, port A : "low threshold input"
INT, RES, OSC1 pins
VDD=1.8 to 6.0V, HOLD, TEST pins
At external clock input, See Fig.1
See Fig. 8
See Fig. 3
See Fig. 6, VDD=1.8 to 6.0V
See Fig. 9, 10.
Rating
Unit
min typ max
4.0
5.0
6.0 V
1.8
6.0 V
0.7VDD
1.9
0.8VDD
VSS
VSS
VSS
VSS
222
VDD V
VDD V
VDD V
0.3VDD V
0.5 V
0.2VDD V
0.2VDD V
1290 kHz
0.3
µs
0.3
µs
0.2 µs
0.2 µs
220±5% pF
6.8±1% kΩ
0
µs
0
µs
(n-3)· Tc µs
(n-3)· Tc µs
No.1802–5/17
Share Link: