SAMA5D3(2013) Просмотр технического описания (PDF) - Atmel Corporation
Номер в каталоге
Компоненты Описание
производитель
SAMA5D3 Datasheet PDF : 22 Pages
| |||
4.2 324-ball LFBGA Package Pinout
Table 4-1. SAMA5D3 Pinout for 324-ball LFBGA Package
Primary
Alternate
Pin Power Rail I/O Type
E3
VDDIOP0
GPIO
F5
VDDIOP0
GPIO
D2
VDDIOP0
GPIO
F4
VDDIOP0
GPIO
D1
VDDIOP0
GPIO
J10
VDDIOP0
GPIO
G4
VDDIOP0
GPIO
J9
VDDIOP0
GPIO
F3
VDDIOP0
GPIO
J8
VDDIOP0
GPIO
E2
VDDIOP0
GPIO
K8
VDDIOP0
GPIO
F2
VDDIOP0
GPIO
G6
VDDIOP0
GPIO
E1
VDDIOP0
GPIO
H5
VDDIOP0
GPIO
H3
VDDIOP0
GPIO
H6
VDDIOP0
GPIO
H4
VDDIOP0
GPIO
H7
VDDIOP0
GPIO
H2
VDDIOP0
GPIO
J6
VDDIOP0
GPIO
G2
VDDIOP0
GPIO
J5
VDDIOP0
GPIO
F1
VDDIOP0
GPIO
J4
VDDIOP0
GPIO
G3
VDDIOP0
GPIO
J3
VDDIOP0
GPIO
G1
VDDIOP0
GPIO_CLK2
K4
VDDIOP0
GPIO
H1
VDDIOP0
GPIO
K3
VDDIOP0
GPIO
T2
VDDIOP1
GMAC
N7
VDDIOP1
GMAC
T3
VDDIOP1
GMAC
N6
VDDIOP1
GMAC
P5
VDDIOP1
GMAC
T4
VDDIOP1
GMAC
R4
VDDIOP1
GMAC
U1
VDDIOP1
GMAC
R5
VDDIOP1
GMAC
P3
VDDIOP1
GMAC
Signal
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PA8
PA9
PA10
PA11
PA12
PA13
PA14
PA15
PA16
PA17
PA18
PA19
PA20
PA21
PA22
PA23
PA24
PA25
PA26
PA27
PA28
PA29
PA30
PA31
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PB8
PB9
Dir Signal Dir
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
PIO Peripheral A
Signal
Dir
LCDDAT0
O
LCDDAT1
O
LCDDAT2
O
LCDDAT3
O
LCDDAT4
O
LCDDAT5
O
LCDDAT6
O
LCDDAT7
O
LCDDAT8
O
LCDDAT9
O
LCDDAT10
O
LCDDAT11
O
LCDDAT12
O
LCDDAT13
O
LCDDAT14
O
LCDDAT15
O
LCDDAT16
O
LCDDAT17
O
LCDDAT18
O
LCDDAT19
O
LCDDAT20
O
LCDDAT21
O
LCDDAT22
O
LCDDAT23
O
LCDPWM
O
LCDDISP
O
LCDVSYNC
O
LCDHSYNC
O
LCDPCK
O
LCDDEN
O
TWD0
I/O
TWCK0
O
GTX0
O
GTX1
O
GTX2
O
GTX3
O
GRX0
I
GRX1
I
GRX2
I
GRX3
I
GTXCK
I
GTXEN
O
PIO Peripheral B
Signal
Dir
TWD2
I/O
TWCK2
O
PWMH0
O
PWML0
O
PWMH1
O
PWML1
O
URXD1
I
UTXD1
O
PWMH0
O
PWML0
O
TK1
I/O
TF1
I/O
PWMH1
O
PWML1
O
TD1
O
RK1
I
PWMH2
O
PWML2
O
PIO Peripheral C
Signal
Dir
ISI_D0
I
ISI_D1
I
ISI_D2
I
ISI_D3
I
ISI_D4
I
ISI_D5
I
ISI_D6
I
ISI_D7
I
ISI_VSYNC
I
ISI_HSYNC
I
Reset State
Signal, Dir,
PU, PD, HiZ,
ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
PIO, I, PU, ST
SAMA5D3 Series [SUMMARY DATASHEET] 11
11121AS–ATARM–31-Jan-13
Share Link: 