CY7C056V-20AI Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C056V-20AI

3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static RAM

Cypress Semiconductor 

PRELIMINARY

Switching Waveforms (continued)

Busy Timing Diagram No. 1 (CE Arbitration)[41]

CELValid First:

ADDRESS L, R

ADDRESS MATCH

CE0L, CE1L

CE0R, CE1R

BUSY R

CER Valid First:

ADDRESSL, R

CHIP SELECT VALID

tPS

CHIP SELECT VALID

tBLC

tBHC

ADDRESS MATCH

CE0L, CE1L

CE0R, CE1R

BUSY L

CHIP SELECT VALID

tPS

CHIP SELECT VALID

tBLC

tBHC

Busy Timing Diagram No. 2 (Address Arbitration)[41]

Left Address Valid First:

ADDRESSL

ADDRESS

R

BUSY R

tRC or tWC

ADDRESS MATCH

tPS

tBLA

Right Address Valid First:

ADDRESSR

ADDRESS

L

BUSY L

tRC or tWC

ADDRESS MATCH

tPS

tBLA

ADDRESS MISMATCH

tBHA

ADDRESS MISMATCH

tBHA

CY7C056V

CY7C057V

Note:

41. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.

14

Share Link: