CY7C056V-20AI Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C056V-20AI

3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static RAM

Cypress Semiconductor 

PRELIMINARY

CY7C056V

CY7C057V

Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side[36]

A 0–A 2

SEM

VALID ADRESS

tAW

tHA

tSCE

tSAA

VALID ADRESS

tSOP

tACE

tOHA

I/O 0

R/W

OE

tSD

DATAIN VALID

tSA

tPWE

tHD

DATAOUT VALID

WRITE CYCLE

tSWRD

tSOP

tDOE

READ CYCLE

Timing Diagram of Semaphore Contention[37, 38, 39]

A0L –A2L

MATCH

R/WL

SEML

A 0R –A 2R

R/WR

SEMR

tSPS

MATCH

Notes:

36. CE0 = HIGH and CE1 = LOW for the duration of the above timing (both write and read cycle).

37. I/O0R = I/O0L = LOW (request semaphore); CE0R = CE0L = HIGH and CE1R = CE1L=LOW.

38. Semaphores are reset (available to both ports) at cycle start.

39. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

12

Share Link: