21.2-S3-C2410X-052003 Просмотр технического описания (PDF) - Samsung

Номер в каталоге

Компоненты Описание

производитель

21.2-S3-C2410X-052003

32-Bit RISC Microprocessor

Samsung 

Table of Contents (Continued)

Chapter 8 DMA

Overview ................................................................................................................................................ 8-1

DMA Request Sources............................................................................................................................ 8-2

DMA Operation ....................................................................................................................................... 8-2

Examples ....................................................................................................................................... 8-6

DMA Special Registers ........................................................................................................................... 8-7

DMA Initial Source (DISRC) Register.............................................................................................. 8-7

DMA Initial Source Control (DISRCC) Register............................................................................... 8-7

DMA Initial Destination (DIDST) Register ....................................................................................... 8-8

DMA Initial Destination Control (DIDSTC) Register......................................................................... 8-8

DMA Control (DCON) Register ....................................................................................................... 8-9

DMA Status (DSTAT) Register ....................................................................................................... 8-11

DMA Current Source (DCSRC) Register......................................................................................... 8-11

Current Destination (DCDST) Register ........................................................................................... 8-12

DMA Mask Trigger (DMASKTRIG) Register.................................................................................... 8-13

Chapter 9 I/O ports

Overview ................................................................................................................................................ 9-1

Port Control Descriptions ........................................................................................................................ 9-7

Port Configuration Register (GPACON-GPHCON).......................................................................... 9-7

Port Data Register (GPADAT-GPHDAT)......................................................................................... 9-7

Port Pull-Up Register (GPBUP-GPHUP)......................................................................................... 9-7

Miscellaneous Control Register....................................................................................................... 9-7

External Interrupt Control Register (EXTINTN) ............................................................................... 9-7

Power_Off Mode and I/O Ports....................................................................................................... 9-7

I/O Port Control Register......................................................................................................................... 9-8

Port A Control Registers (GPACON/GPADAT) ............................................................................... 9-8

Port B Control Registers (GPBCON, GPBDAT, and GPBUP) ......................................................... 9-9

Port C Control Registers (GPCCON, GPCDAT, and GPCUP)......................................................... 9-10

Port D Control Registers (GPDCON, GPDDAT, and GPDUP)......................................................... 9-12

Port E Control Registers (GPECON, GPEDAT, and GPEUP) ......................................................... 9-14

Port F Control Registers (GPFCON, GPFDAT, and GPFPU).......................................................... 9-16

Port G Control Registers (GPGCON, GPGDAT, AND GPGUP) ...................................................... 9-17

Port H Control Registers (GPHCON, GPHDAT, AND GPHUP) ....................................................... 9-19

Miscellaneous Control Register (MISCCR) ..................................................................................... 9-20

DCLK Control Registers (DCLKCON) ............................................................................................. 9-21

External Interrupt Control Register (EXTINTn) ................................................................................ 9-22

External Interrupt Filter Register (EINTFLTn) ................................................................................. 9-25

External Interrupt Mask Register (EINTMASK) ............................................................................... 9-26

External Interrupt Pending Register (EINTPENDn) ........................................................................ 9-27

General Status Register (GSTATUSn)............................................................................................ 9-28

x

S3C2410X MICROPROCESSOR

Share Link: