MSM7712 Просмотр технического описания (PDF) - Oki Electric Industry
Номер в каталоге
Компоненты Описание
производитель
MSM7712 Datasheet PDF : 20 Pages
| |||
–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– s MSM7712 s
E2PROM Interface
E2PROM Timing [1]
Parameter
Description
tSKL
tSKH
tSU
tS(DO-SK)
tH(SK-DO)
Clock low time
Clock high time
CS,DI setup time to rising clock
Setup time of read data to rising clock
Hold time of read data to rising clock
1. RCK at 16 MHz.
Min.
Typ.
Max. Symbol
-
2000
-
-
2000
-
-
2000-125
-
ns
10
-
-
0
-
-
EECS
EESK
EEDI
EEDO
tSKI
tSU
tS(DO-SK)
tSKH
tH(SK-DO)
Figure 7. E2PROM Timing
Radio Control Timing
The following diagram shows a typical receive-transmit-receive sequence. RXPHE is asserted for receive.
When CSENSE is detected(1) a packet is received. When CSENSE is inactive a transmit is requested by
TXPHYE asserted. Delays between the receive control pins RXCx and transmit control pins TXCx are
programmable to suit different radio designs. The packet is transmitted and when no further information
is to be transmitted TXPHYE is deasserted. The modem holds CSENSE (2) until the ramp down is com-
plete when the transmit control pins are deasserted and receive control pins are asserted. Note: RXPHYE,
TXPHYE and CSENSE are internal signals.
Radio Control Timing [1]
Parameter
tONRT1
tONTIT2
tONT1IF
tOFFCST2
tOFFT2T1
tOFFT1R
Description
RXC1 deasserted to TXC1 asserted
TXC1 asserted to TXC2 asserted
TXC2 asserted to IF data output
CSENSE deasserted to TXC2 deasserted
TXC2 deasserted to TXC1 deasserted
TXC1 deasserted to RXC1 asserted
Min.
Typ.
Max. Symbol
0
3000 7000
0
2000 7000
0
2000 15000
ns
0
5
20
0
4000 7000
0
1000 7000
Oki Semiconductor
17
Share Link: 