DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD1803 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
AD1803
ADI
Analog Devices ADI
AD1803 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD1803
TIMING SPECIFICATIONS
Table 3.
Parameter1
SERIAL PORT— AC '97 MODE
RESET Active Low Pulse Width
RESET Inactive to BIT_CLK Start-Up Delay
SYNC Active High Pulse Width (Warm RESET)
SYNC Inactive to BIT_CLK Start-Up Delay (Warm RESET)
BIT_CLK Frequency
BIT_CLK Period
BIT_CLK Output Jitter2
BIT_CLK High Pulse Width
BIT_CLK Low Pulse Width
SYNC Frequency
SYNC Period
Setup to Falling Edge of BIT_CLK
Hold from Falling Edge of BIT_CLK
Propagation Delay
BIT_CLK Rise Time
BIT_CLK Fall Time
SYNC Rise Time
SYNC Fall Time
SDATA_IN Rise Time
SDATA_IN Fall Time
SDATA_OUT Rise Time
SDATA_OUT Fall Time
End of Slot 2 to BIT_CLK, SDATA_IN Low (MLNK Set)
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
Rising Edge of RESET to Hi-Z Delay (ATE Test Mode)
SERIAL PORT—DSP MODE
RESET Active Low Pulse Width
RESET Inactive to BIT_CLK Start-Up Delay
BIT_CLK Frequency
BIT_CLK Period
BIT_CLK Output Jitter2
SYNC Frequency
SYNC Period
Setup to Falling Edge of BIT_CLK
Hold from Falling Edge of BIT_CLK
Propagation Delay
BIT_CLK Rise Time
BIT_CLK Fall Time
SYNC Rise Time
SYNC Fall Time
SDATA_IN Rise Time
SDATA_IN Fall Time
SDATA_OUT Rise Time
SDATA_OUT Fall Time
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
Rising Edge of RESET to Hi-Z Delay (ATE Test Mode)
1 Guaranteed over operating temperature range and supply power.
2 Output jitter is directly dependent on crystal input jitter.
Symbol
tRST_LOW
tRST2CLK
tSYNC_HIGH
tSYNC2CLK
tCLK_PERIOD
tCLK_HIGH
tCLK_LOW
tSYNC_PERIOD
tSETUP
tHOLD
tCO
tRISECLK
tFALLCLK
tRISESYNC
tFALLSYNC
tRISEDIN
tFALLDIN
tRISEDOUT
tFALLOUT
tS2_PDOWN
tSETUP2RST
tOFF
tRST_LOW
tRST2CLK
tCLK_PERIOD
tSYNC_PERIOD
tSETUP
tHOLD
tCO
tRISECLK
tFALLCLK
tRISESYNC
tFALLSYNC
tRISEDIN
tFALLDIN
tRISEDOUT
tFALLDOUT
tSETUP2RST
tOFF
Rev. A | Page 6 of 32
Min
Typ
Max
Unit
1.0
μs
162.8
ns
1.3
μs
162.8
ns
12.288
MHz
81.4
ns
750
ps
36.62 40.69
44.76 ns
36.62 40.69
44.76 ns
48.0
kHz
20.8
μs
10.0
ns
10.0
ns
15
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
1000
ns
15
ns
25
ns
1.0
μs
162.8
ns
4.096
MHz
244.14
ns
750
ps
8
kHz
125
μs
10.0
ns
10.0
ns
15
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
2
4
6
ns
15
ns
25
ns

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]