BR24A08-WM(2009) Просмотр технического описания (PDF) - ROHM Semiconductor
Номер в каталоге
Компоненты Описание
производитель
BR24A08-WM Datasheet PDF : 18 Pages
| |||
BR24A□□-WM series
Technical Note
●Write Command
○Write cycle
・Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous
data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is
specified per device of each capacity. Up to 32 arbitrary bytes can be written. (In the case of BR24A32 / A64-WM)
SDA
LINE
S
W
T
R
A
I
R
SLAVE T
T
ADDRESS E
1 0 1 0 A2 A1 A0
WA
7
Note)
R A *1
/C
WK
WORD
ADDRESS
WA
0
D7
A
C
K
S
T
DATA
O
P
D0
A
C
K
*1 As for WA7, BR24A01A-WM becomes Don’t care.
Fig.35 Byte write cycle (BR24A01A/02/04/08/16-WM)
SDA
LINE
S
W
T
R
A
I
R
SLAVE
T
1st WORD
T
ADDRESS E
ADDRESS
1 0 1 0 A2 A1 A0
WAWA
* * * 12 11
Note)
RA
/C
*1
WK
2nd WORD
ADDRESS
S
T
DATA
O
P
WA D7
D0
0
A
A
A
*1 As for WA12, BR24A32-WM becomes Don’t care.
C
C
C
K
K
K
Fig.36 Byte write cycle (BR24A32/64-WM)
SDA
L IN E
S
W
T
R
A
I
R
SLAVE
T
T
ADDRESS E
1 0 1 0 A 2A 1A 0
1st W ORD
ADDRESS(n)
WA WA
* * * 12 11
RA
Note) / C
*1
A
C
WK
K
2nd W ORD
A D D R E S S (n )
DATA(n)
WA D7
0
A
C
K
D0
A
C
K
S
T
O
DATA(n+31)
P
D0
A
C
K
Fig.37 Page write cycle (BR24A01A/02/04/08/16-WM)
SDA
LINE
S
W
T
R
A
I
R
SLAVE
T
T
ADDRESS
E
W ORD
A D D R E S S (n )
DATA(n)
1 0 1 0 A 2A 1A 0
WA
7
WA
0
D7
D0
S
T
DATA(n+15)*2
O
P
D0
RA
A
Note)
/ C *1
C
WK
K
A
A
C
C
K
K
Fig.38 Page write cycle (BR24A32/64-WM)
*1 As for WA7, BR24A01A-WM becomes Don’t care.
*2 As for BR24A01A/02-WM becomes (n+7).
*1 As for WA12, BR24A32-WM becomes Don’t care.
・Data is written to the address designated by word address (n-th address)
・By issuing stop bit after 8bit data input, write to memory cell inside starts.
・When internal write is started, command is not accepted for tWR (5ms at maximum).
・By page write cycle, the following can be written in bulk : Up to 8 bytes ( BR24A01A-WM, BR24A02-WM）
: Up to 16bytes (BR24A04-WM, BR24A08-WM,BR24A16-WM）
: Up to 32bytes (BR24A32-WM, BR24A64-WM
And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.
(Refer to "Internal address increment" of "Notes on page write cycle" in P8/16.)
・As for page write cycle of BR24A01A-WM and BR24A02-WM, after the significant 5 bits (4 significant bits in
BR24A01A-WM) of word address are designated arbitrarily, and as for page write command of BR24A04-WM,
BR24A08-WM, and BR24A16-WM, after page select bit (PS) of slave address is designated arbitrarily, by continuing data
input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bit in BR24A01A-WM, and BR24A02-WM) is
incremented internally, and data up to 16 bytes (up to 8 bytes in BR24A01A-WM and BR24A02-WM) can be written.
・As for page write cycle of BR24A32-WM and BR24A64-WM, after the significant 7 bits (in the case of BR24A32-WM) of
word address, or the significant 8 bits (in the case of BR24A64-WM) of word address are designated arbitrarily, by continuing data
input of 2 byte or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.
Note)
*1 *2 *3
1 0 1 0 A 2A 1A 0
*1 In BR24A16-WM, A2 becomes P2.
*2 In BR24A08-WM, BR24A16-WM, A1 becomes P1.
*3 In BR24A04-WM, A0 becomes PS, and in BR24A08-WM and
BR24A16-WM, A0 becomes P0.
Fig.39 Difference of slave address of each type
www.rohm.com
© 2009 ROHM Co., Ltd. All rights reserved.
8/17
2009.08 - Rev.C
Share Link: 