ADSP-TS101SAB2-100 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

ADSP-TS101SAB2-100

TigerSHARC Embedded Processor

Analog Devices 

ADSP-TS101S

Table 6. Pin Definitions—External Port Arbitration (Continued)

Signal

Type

Term Description

HBG3

I/O/T (pu2) nc

Host Bus Grant. Acknowledges HBR and indicates that the host can take control of the external

bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, MSH,

MSSD, MS1–0, RD, WRL, WRH, BMS, BRST, FLYBY, IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM

and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts HBG until

the host deasserts HBR. In multiprocessor systems, the current bus master DSP drives HBG, and

all slave DSPs monitor HBG.

CPA

I/O (o/d) See Core Priority Access. Asserted while the DSP’s core accesses external memory. This pin enables

next a slave DSP to interrupt a master DSP’s background DMA transfers and gain control of the

column external bus for core-initiated transactions. CPA is an open drain output, connected to all DSPs

in the system. The CPA pin has an internal 500  pull-up resistor, which is only enabled on the

DSP with ID2–0 = 0. If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used,

terminate this pin as epu.

DPA

I/O (o/d) See DMA Priority Access. Asserted while a high-priority DSP DMA channel accesses external

next memory. This pin enables a high-priority DMA channel on a slave DSP to interrupt transfers of

column a normal-priority DMA channel on a master DSP and gain control of the external bus for DMA-

initiated transactions. DPA is an open drain output, connected to all DSPs in the system. The

DPA pin has an internal 500  pull-up resistor, which is only enabled on the DSP with ID2–0 = 0.

If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used, terminate this pin

as epu.

Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;

pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state

Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k

to VDD-IO, nc = not connected; au = always used.

1 The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.

3 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

Table 7. Pin Definitions—External Port DMA/Flyby

Signal

Type

Term Description

DMAR3–0

I/A

epu DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In

response to DMARx, the DSP performs DMA transfers according to the DMA channel’s initial-

ization. The DSP ignores DMA requests from uninitialized channels.

FLYBY1

O/T (pu2) nc

Flyby Mode. When a DSP DMA channel is initiated in FLYBY mode, it generates flyby transactions

on the external bus. During flyby transactions, the DSP asserts FLYBY, which signals the source

or destination I/O device to latch the next data or strobe the current data, respectively, and to

prepare for the next data on the next cycle.

IOEN1

O/T (pu2) nc

I/O Device Output Enable. Enables the output buffers of an external I/O device for flyby trans-

actions between the device and external memory. Active on flyby transactions.

Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;

pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state

Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k

to VDD-IO, nc = not connected; au = always used.

1 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.

Rev. C | Page 15 of 48 | May 2009

Share Link: