DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT3518 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
LT3518 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT3518
Operation
The LT3518 is a constant frequency, current mode regula-
tor with an internal power switch. Operation can be best
understood by referring to the Block Diagram in Figure 1.
At the start of each oscillator cycle, the SR latch is set,
which turns on the Q1 power switch. A voltage proportional
to the switch current is added to a stabilizing ramp and the
resulting sum is fed into the positive terminal of the PWM
comparator, A4. When this voltage exceeds the level at the
negative input of A4, the SR latch is reset, turning off the
power switch. The level at the negative input of A4 is set
by the error amplifier A3. A3 has two inputs, one from the
voltage feedback loop and the other one from the current
loop. Whichever feedback input is lower takes precedence,
and forces the converter into either constant-current or
constant-voltage mode. The LT3518 is designed to transi-
tion cleanly between these two modes of operation. The
current sense amplifier senses the voltage across RSENSE
and provides a pre-gain to amplifier A1. The output of A1
is simply an amplified version of the difference between
the voltage across RSENSE and the lower of VCTRL/10
or 100mV. In this manner, the error amplifier sets the
correct peak switch current level to regulate the current
through RSENSE. If the error amplifier’s output increases,
more current is delivered to the output; if it decreases,
less current is delivered. The current regulated in RSENSE
can be adjusted by changing the input voltage VCTRL.
The current sense amplifier provides rail-to-rail current
sense operation. The FB voltage loop is implemented by
the amplifier A2. When the voltage loop dominates, the
error amplifier and the amplifier A2 regulate the FB pin to
1.01V (constant-voltage mode).
Dimming of the LED array is accomplished by pulsing the
LED current using the PWM pin. When the PWM pin is
low, switching is disabled and the error amplifier is turned
off so that it does not drive the VC pin. Also, all internal
loads on the VC pin are disabled so that the charge state
of the VC pin will be saved on the external compensation
capacitor. This feature reduces transient recovery time.
When the PWM input again transitions high, the demand
current for the switch returns to the value just before
PWM last transitioned low. To further reduce transient
recovery time, an external PMOS is used to disconnect
the LED array current loop when PWM is low, stopping
CFILT from discharging.
3518ff
8
For more information www.linear.com/LT3518

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]