ZL2106 Просмотр технического описания (PDF) - Renesas Electronics
Номер в каталоге
Компоненты Описание
производитель
ZL2106 Datasheet PDF : 29 Pages
| |||
ZL2106
Electrical Specifications VDDP = VDDS = 12V, TA = -40°C to +85°C unless otherwise noted. (Note 8) Typical values are at TA = +25°C.
Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
CONDITIONS
MIN
MAX
(Note 18)
TYP
(Note 18)
UNIT
Soft-start Delay Duration Accuracy
Turn-on delay (precise mode)
(Notes 11, 12)
±0.25
ms
Turn-on delay (normal mode) (Note 13)
-0.25/+4
ms
Turn-off delay (Note 13)
-0.25/+4
ms
Soft-start Ramp Duration Range
Set using SS pin or resistor
2
20
ms
Set using I2C/SMBus
0
200
ms
Soft-start Ramp Duration Accuracy
100
µs
Logic Input/Output Characteristics
Logic Input Leakage Current
Digital pins
-250
250
nA
Logic input low, VIL
Logic input OPEN (N/C)
Multi-mode logic pins
0.8
V
1.4
V
Logic Input High, VIH
Logic Output Low, VOL
Logic Output High, VOH
Oscillator and Switching Characteristics
IOL 4mA
IOH -2mA
2.0
2.25
V
0.4
V
V
Switch Node Current, ISW
Switching Frequency Range
Peak (source or sink) (Note 14)
200
9
A
1000
kHz
Switching Frequency Set-point Accuracy
Predefined settings (Table 9)
-5
5
%
PWM Duty Cycle (Max)
Factory default (Note 15)
95
%
(Note 16)
SYNC Pulse Width (Min)
150
ns
Input Clock Frequency Drift Tolerance
External clock source
-13
13
%
rDS(ON) of High Side N-channel FETs
rDS(ON) of Low Side N-channel FETs
Tracking
ISW = 6A, VGS = 6.5V
ISW = 6A, VGS = 12V
60
85
m
43
65
m
VTRK Input Bias Current
VTRK = 5.5V
110
200
µA
VTRK Tracking Ramp Accuracy
VTRK Regulation Accuracy
Fault Protection Characteristics
100% Tracking, VOUT - VTRK
100% Tracking, VOUT - VTRK
-100
-1
100
mV
1
%
UVLO Threshold Range
Configurable via I2C/SMBus
2.85
16
V
UVLO Set-point Accuracy
-150
150
mV
UVLO Hysteresis
Factory default
3
%
Configurable via I2C/SMBus
0
100
%
UVLO Delay
2.5
µs
Power-good VOUT Threshold
Power-good VOUT Hysteresis
Power-good Delay
Factory default
Factory default
Using pin-strap or resistor
90
% VOUT
5
%
2
20
ms
Configurable via I2C/SMBus
0
500
s
FN6852 Rev 6.00
February 20, 2013
Page 7 of 29
Share Link: 