DS21Q44
15. HDLC CONTROLLER FOR THE SA BITS OR DS0 ..................................................................60
15.1 GENERAL OVERVIEW ...........................................................................................................60
15.2 HDLC STATUS REGISTERS ...................................................................................................61
15.3 BASIC OPERATION DETAILS ...............................................................................................62
15.4 HDLC REGISTER DESCRIPTION ..........................................................................................63
16. INTERLEAVED PCM BUS OPERATION....................................................................................70
17. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT...........................73
17.1 DESCRIPTION ..........................................................................................................................73
17.2 TAP CONTROLLER STATE MACHINE ................................................................................74
17.3 INSTRUCTION REGISTER AND INSTRUCTIONS ..............................................................76
17.4 TEST REGISTERS ....................................................................................................................78
18. TIMING DIAGRAMS.......................................................................................................................82
19. OPERATING PARAMETERS .......................................................................................................92
20. 128-PIN TQFP PACKAGE SPECIFICATIONS ........................................................................105
5 of 105