DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

WM8912 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
производитель
WM8912 Datasheet PDF : 129 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
WM8912
Production Data
DIGITAL-TO-ANALOGUE CONVERTER (DAC) ........................................................... 32
DAC DIGITAL VOLUME CONTROL.............................................................................................................................. 32
DAC SOFT MUTE AND SOFT UN-MUTE ..................................................................................................................... 34
DAC MONO MIX ............................................................................................................................................................ 35
DAC DE-EMPHASIS...................................................................................................................................................... 35
DAC SLOPING STOPBAND FILTER ............................................................................................................................ 36
DAC OVERSAMPLING RATIO (OSR) .......................................................................................................................... 36
OUTPUT SIGNAL PATH ............................................................................................... 37
OUTPUT SIGNAL PATHS ENABLE .............................................................................................................................. 38
HEADPHONE / LINE OUTPUT SIGNAL PATHS ENABLE ........................................................................................... 38
OUTPUT VOLUME CONTROL...................................................................................................................................... 41
ANALOGUE OUTPUTS................................................................................................. 44
HEADPHONE OUTPUTS – HPOUTL AND HPOUTR................................................................................................... 44
LINE OUTPUTS – LINEOUTL AND LINEOUTR............................................................................................................ 44
EXTERNAL COMPONENTS FOR GROUND REFERENCED OUTPUTS .................................................................... 45
REFERENCE VOLTAGES AND MASTER BIAS........................................................... 46
CHARGE PUMP ............................................................................................................ 46
DC SERVO .................................................................................................................... 48
DC SERVO ENABLE AND START-UP ......................................................................................................................... 48
DC SERVO ACTIVE MODES ........................................................................................................................................ 51
DC SERVO READBACK ............................................................................................................................................... 53
DIGITAL AUDIO INTERFACE ....................................................................................... 53
MASTER AND SLAVE MODE OPERATION ................................................................................................................. 53
OPERATION WITH TDM ............................................................................................................................................... 54
BCLK FREQUENCY ...................................................................................................................................................... 55
AUDIO DATA FORMATS (NORMAL MODE) ................................................................................................................ 55
AUDIO DATA FORMATS (TDM MODE)........................................................................................................................ 57
DIGITAL AUDIO INTERFACE CONTROL..................................................................... 59
AUDIO INTERFACE OUTPUT TRI-STATE ................................................................................................................... 59
BCLK AND LRCLK CONTROL ...................................................................................................................................... 60
COMPANDING .............................................................................................................................................................. 61
DIGITAL PULL-UP AND PULL-DOWN.......................................................................................................................... 63
CLOCKING AND SAMPLE RATES ............................................................................... 64
SYSCLK CONTROL ...................................................................................................................................................... 65
CONTROL INTERFACE CLOCKING ............................................................................................................................ 66
CLOCKING CONFIGURATION ..................................................................................................................................... 66
DAC CLOCK CONTROL ............................................................................................................................................... 67
OPCLK CONTROL ........................................................................................................................................................ 67
TOCLK CONTROL ........................................................................................................................................................ 68
DAC OPERATION AT 88.2K / 96K ................................................................................................................................ 69
FREQUENCY LOCKED LOOP (FLL) ............................................................................ 70
FREE-RUNNING FLL CLOCK ....................................................................................................................................... 73
EXAMPLE FLL CALCULATION..................................................................................................................................... 74
GPIO OUTPUTS FROM FLL ......................................................................................................................................... 75
EXAMPLE FLL SETTINGS ............................................................................................................................................ 75
GENERAL PURPOSE INPUT/OUTPUT (GPIO) ........................................................... 76
IRQ/GPIO1..................................................................................................................................................................... 76
BCLK/GPIO4.................................................................................................................................................................. 77
INTERRUPTS ................................................................................................................ 78
CONTROL INTERFACE ................................................................................................ 80
CONTROL WRITE SEQUENCER ................................................................................. 83
INITIATING A SEQUENCE............................................................................................................................................ 83
PROGRAMMING A SEQUENCE .................................................................................................................................. 84
DEFAULT SEQUENCES ............................................................................................................................................... 86
w
PD, Rev 4.1, February 2013
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]