FLASH
AS29F040
FIGURE 11: Data\ Polling Timings (During Embedded Algorithms)
NOTES: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.
FIGURE 12: AC CHARACTERISTICS, Toggle Bit Timings (During
Embedded Algorithms)
NOTES: VA = Valid address, not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data
read cycle.
AS29F040
Rev. 2.3 01/10
18
Micross Components reserves the right to change products or specifications without notice.