SP8855E Advance Information
40k 40k 5k
Vcc
5k
INPUT
50µA
0V
Figure 7a - RF and reference divider programming bits,
F F enable, control direction and phase detector gain
pd/ ref
control inputs
C-LOCK DETECT (HIGH WHEN LOCKED)
18
Vcc
3k
3k
50k
V REF
4.7V
20µA
100µA
0V
Figure 7c - Lock detect decouple
R set
19
Vcc
CHARGE PUMP
CURRENT SOURCES
130
Vcc
4k
325
325
RF
INPUT13
500
500
RF
INPUT14
3mA
3k
0V
Figure 7b - RF inputs
Vcc
2k5
2k5
400µA
LOW
WHEN
LOCKED 17
3k
3k
LOCK
DETECT
OUTPUT
100
100
1k 11
0V
Figure 7d - Lock detect output
CHARGE PUMP
OUTPUT
REFERENCE
Vcc
20 21
450
450
UP
83
83
Vcc
DOWN
2mA
Figure 7e - Rset pin
Figure 7f - Charge pump circuit
Figure 7 - Interface circuit diagrams
8