DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MTL002 Просмотр технического описания (PDF) - Myson Century Inc

Номер в каталоге
Компоненты Описание
производитель
MTL002
Myson
Myson Century Inc Myson
MTL002 Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MYSON
TECHNOLOGY
MTL002
(Rev. 0.95)
2. PIN DESCRIPTION
ADC1 Input Interface (RGB or TMDS Input Data)
Name
Type Pin# Description
IPCLK1
I
142 Input pixel clock 1
VSYNC1
I
141 Input Vertical sync 1
HSYNC1/CS1
I
145 Input Horizontal or Composite sync 1
R1IN[7:0]
I 120-124, Red channel or TMDS input data (Single/Dual ADC)
126,128,
132
G1IN[7:0]
I 133-140 Green channel or TMDS input data (Single/Dual ADC)
B1IN[7:0]
I
94-99, Blue channel or TMDS input data (Single/Dual ADC)
110-111
RAWHS/SOG
I
143 Input source HSYNC or Input Sync On Green
TDIE
I
108 TMDS digital input enable
RGBSEL
O
130 Input select. 1:RGB input, 0:YUV input
TMDSSEL
O
129 TMDS input select, active high
CLAMP
O
125 Clamp pulse output for ADC
ADC2 Input Interface (YUV or RGB or TMDS Input Data)
Name
Type Pin# Description
IPCLK2
I
148 Input pixel clock 2
VSYNC2
I
150 Input Vertical sync 2
HSYNC2/CS2
I
149 Input Horizontal or Composite sync 2
R2IN[7:0]/YIN[7:0]
I 112-119 Red or Y channel or TMDS input data (Single/Dual ADC)
G2IN[7:0]
I 165-171, Green channel or TMDS input data (Single/Dual ADC)
177
B2IN[7:0]/UVIN[7:0]
I
85-90, Blue or UV channel or TMDS input data (Single/Dual ADC)
92-93
VPHREF
I
144 Input Video Horizontal reference signal
VPCREF
I
147 Input Video clock enable
VPODD
I
146 Input Video ODD/EVEN field signal
Display Output Interface
Name
Type
DDEN
O
DVSYNC
O
DHSYNC
O
DDCLK
O
DHCLK
O
DOE#
I
R1OUT[7:0]
O
G1OUT[7:0]
O
B1OUT[7:0]
O
R2OUT[7:0]
O
G2OUT[7:0]
O
Pin#
25
28
29
24
26
30
41-40
38-37,
12-11,9-8
7-6,
203-200,
198,196
61-58,47,
46,44,43
73,71-69,
192-189
187-184,
182-180,
178
Description
Display data output enable
Display Vertical sync output
Display Horizontal sync output
Display output clock
Display half rate output clock
Display port output enable, “1” will tri_state all Display port
output signals
Red output even data , bit[7:2] for 6-bit panel
Green output even data , bit[7:2] for 6-bit panel
Blue output even data , bit[7:2] for 6-bit panel
Red output odd data , bit[7:2] for 6-bit panel
Green output odd data , bit[7:2] for 6-bit panel
Revision 0.95
-4-
2000/06/14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]