MCM6926AWJ10 Просмотр технического описания (PDF) - Motorola => Freescale
Номер в каталоге
Компоненты Описание
производитель
MCM6926AWJ10 Datasheet PDF : 8 Pages
| |||
WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)
6926A–8
6926A–10
6926A–12
6926A–15
Parameter
Symbol Min Max Min Max Min Max Min Max Unit Notes
Write Cycle Time
tAVAV
8
—
10
—
12
—
15
—
ns
3
Address Setup Time
tAVWL
0
—
0
—
0
—
0
—
ns
Address Valid to End of Write
tAVWH
8
—
9
—
10
—
12
—
ns
Address Valid to End of Write, G High
tAVWH
7
—
8
—
9
—
10
—
ns
Write Pulse Width
tWLWH,
8
—
9
—
10
—
12
—
ns
tWLEH
Write Pulse Width, G High
tWLWH,
7
—
8
—
9
—
10
—
ns
tWLEH
Data Valid to End of Write
tDVWH
4
—
5
—
6
—
7
—
ns
Data Hold Time
Write Low to Data High–Z
Write High to Output Active
tWHDX
0
—
0
—
0
—
0
—
ns
tWLQZ
—
4
—
5
—
6
—
7
ns 4,5,6
tWHQX
3
—
3
—
3
—
3
—
ns 4,5,6
Write Recovery Time
tWHAX
0
—
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured 200 mV from steady–state voltage.
5. This parameter is sampled and not 100% tested.
6. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.
A (ADDRESS)
E (CHIP ENABLE)
W (WRITE ENABLE)
D (DATA IN)
Q (DATA OUT)
WRITE CYCLE 1
tAVAV
tAVWH
tAVWL
HIGH–Z
tWLQZ
tWLEH
tWLWH
tDVWH
DATA VALID
HIGH–Z
tWHAX
tWHDX
tWHQX
MCM6926A
6
MOTOROLA FAST SRAM
Share Link: 