M48T35 Просмотр технического описания (PDF) - STMicroelectronics
Номер в каталоге
Компоненты Описание
производитель
M48T35 Datasheet PDF : 26 Pages
| |||
M48T35, M48T35Y
READ Mode
The M48T35/Y is in the READ Mode whenever W
(WRITE Enable) is high and E (Chip Enable) is
low. The unique address specified by the 15 Ad-
dress Inputs defines which one of the 32,768 bytes
of data is to be accessed. Valid data will be avail-
able at the Data I/O pins within Address Access
time (tAVQV) after the last address input signal is
stable, providing that the E and G access times
are also satisfied.
If the E and G access times are not met, valid data
will be available after the latter of the Chip Enable
Access time (tELQV) or Output Enable Access time
(tGLQV).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activat-
ed before tAVQV, the data lines will be driven to an
indeterminate state until tAVQV.
If the Address Inputs are changed while E and G
remain active, output data will remain valid for Out-
put Data Hold time (tAXQX) but will go indetermi-
nate until the next Address Access.
Figure 7. READ Mode AC Waveforms
A0-A14
tAVAV
VALID
tAVQV
tELQV
E
tELQX
tGLQV
G
DQ0-DQ7
tGLQX
tAXQX
tEHQZ
tGHQZ
VALID
Note: WRITE Enable (W) = High.
AI00925
Table 3. READ Mode AC Characteristics
Symbol
Parameter(1)
M48T35/Y
Min
Max
Unit
tAVAV READ Cycle Time
70
ns
tAVQV Address Valid to Output Valid
70
ns
tELQV Chip Enable Low to Output Valid
70
ns
tGLQV Output Enable Low to Output Valid
35
ns
tELQX(2) Chip Enable Low to Output Transition
5
ns
tGLQX(2) Output Enable Low to Output Transition
5
ns
tEHQZ(2) Chip Enable High to Output Hi-Z
25
ns
tGHQZ(2) Output Enable High to Output Hi-Z
25
ns
tAXQX Address Transition to Output Transition
10
ns
Note: 1. Valid for Ambient Operating Temperature: TA = 0 to 70 or –40 to 85°C; VCC = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).
2. CL = 5pF.
7/26
Share Link: 