CS5150H Просмотр технического описания (PDF) - ON Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CS5150H

CPU 4−Bit Synchronous Buck Controller

ON Semiconductor 

CS5150H

VCC1

SS

VID0

VID1

VID2

VID3

VFB

COMP

VFFB

LGND

VCC1 Monitor

− Comparator

+

3.90 V

3.85V

5.0 V

60 μA

2.0 μA

4 BIT

DAC

Error

Amplifier

+

−

Slow Feedback

PWM

Comparator

−

+

2.5 V

Fast Feedback

1.0 V

−

+

VFFB Low

Comparator

−

+

0.7 V

+

−

SS Low

Comparator

SS High

Comparator

Maximum

On−Time

Timeout

Normal

Off−Time

Timeout

Extended

Off−Time

Timeout

FAULT

RQ

S Q FAULT

FAULT

Latch

VCC2

VGATE(H)

PGND

VCC1

VGATE(L)

PGND

RQ

SQ

PMW

Latch

Off−Time

Timeout

GATE(H) = ON

GATE(H) = OFF

COFF

One Shot

R

SQ

COFF

PWM COMP

Time−Out

Timer

(30 μs)

Edge Triggered

Figure 2. Block Diagram

APPLICATIONS INFORMATION

THEORY OF OPERATION

V2 Control Method

The V2 method of control uses a ramp signal that is

generated by the ESR of the output capacitors. This ramp is

proportional to the AC current through the main inductor

and is offset by the value of the DC output voltage. This

control scheme inherently compensates for variation in

either line or load conditions, since the ramp signal is

generated from the output voltage itself. This control

scheme differs from traditional techniques such as voltage

mode, which generates an artificial ramp, and current mode,

which generates a ramp from inductor current.

COMP

PWM

Comparator

+

VGATE(H)

C

−

VGATE(L)

Ramp

Signal

VFFB

Error

Signal

Error

Amplifier −

E

+

Output

Voltage

Feedback

VFB

Reference

Voltage

Figure 3. V2 Control Diagram

http://onsemi.com

6

Share Link: