SST39VF1601C(2010) Просмотр технического описания (PDF) - Silicon Storage Technology
Номер в каталоге
Компоненты Описание
производитель
SST39VF1601C Datasheet PDF : 33 Pages
| |||
16 Mbit Multi-Purpose Flash Plus
SST39VF1601C / SST39VF1602C
Data Sheet
Toggle Bits (DQ6 and DQ2)
During the internal Program or Erase operation, any con-
secutive attempts to read DQ6 will produce alternating ‘1’s
and ‘0’s, i.e., toggling between 1 and 0. When the internal
Program or Erase operation is completed, the DQ6 bit will
stop toggling. The device is then ready for the next opera-
tion. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ6)
is valid after the rising edge of sixth WE# (or CE#) pulse.
DQ6 will be set to ‘1’ if a Read operation is attempted on an
Erase-Suspended Sector/Block. If Program operation is ini-
tiated in a sector/block not selected in Erase-Suspend
mode, DQ6 will toggle.
An additional Toggle Bit is available on DQ2, which can be
used in conjunction with DQ6 to check whether a particular
sector is being actively erased or erase-suspended. Table 1
shows detailed status bits information. The Toggle Bit
(DQ2) is valid after the rising edge of the last WE# (or CE#)
pulse of Write operation. See Figure 10 for Toggle Bit tim-
ing diagram and Figure 23 for a flowchart.
TABLE 1: Write Operation Status
Status
DQ7 DQ6 DQ2 RY/BY#
Normal Standard DQ7# Toggle No
0
Operation Program
Toggle
Standard
0 Toggle Toggle 0
Erase
Erase- Read from 1
1 Toggle 1
Suspend Erase-
Mode
Suspended
Sector/
Block
Read from Data Data Data
1
Non-Erase-
Suspended
Sector/Block
Program DQ7# Toggle N/A
0
T1.0 1380
Note: DQ7 and DQ2 require a valid address when reading
status information.
Data Protection
The SST39VF1601C/1602C provide both hardware and
software features to protect nonvolatile data from inadvertent
writes.
Hardware Data Protection
Noise/Glitch Protection: A WE# or CE# pulse of less than 5
ns will not initiate a write cycle.
VDD Power Up/Down Detection: The Write operation is
inhibited when VDD is less than 1.5V.
Write Inhibit Mode: Forcing OE# low, CE# high, or WE#
high will inhibit the Write operation. This prevents inadvert-
ent writes during power-up or power-down.
Hardware Block Protection
The SST39VF1602C supports top hardware block protec-
tion, which protects the top 8 KWord block of the device.
The SST39VF1601C supports bottom hardware block pro-
tection, which protects the bottom 8KWord block of the
device. The Boot Block address ranges are described in
Table 2. Program and Erase operations are prevented on
the 8 KWord when WP# is low. If WP# is left floating, it is
internally held high via a pull-up resistor, and the Boot
Block is unprotected, enabling Program and Erase opera-
tions on that block.
TABLE 2: Boot Block Address Ranges
Product
Address Range
Bottom Boot Block
SST39VF1601C
00000H - 01FFFH
Top Boot Block
SST39VF1602C
FE000H - FFFFFH
T2.0 1380
Hardware Reset (RST#)
The RST# pin provides a hardware method of resetting the
device to read array data. When the RST# pin is held low
for at least TRP, any in-progress operation will terminate and
return to Read mode. When no internal Program/Erase
operation is in progress, a minimum period of TRHR is
required after RST# is driven high before a valid Read can
take place (see Figure 18).
The Erase or Program operation that has been interrupted
needs to be re-initiated after the device resumes normal
operation mode to ensure data integrity.
Software Data Protection (SDP)
The SST39VF1601C/1602C provide the JEDEC approved
Software Data Protection scheme for all data alteration
operations, i.e., Program and Erase. Any Program opera-
tion requires the inclusion of the three-byte sequence. The
three-byte load sequence is used to initiate the Program
operation, providing optimal protection from inadvertent
Write operations, e.g., during the system power-up or
power-down. Any Erase operation requires the inclusion of
six-byte sequence. These devices are shipped with the
Software Data Protection permanently enabled. See Table
7 for the specific software command codes. During SDP
command sequence, invalid commands will abort the
©2010 Silicon Storage Technology, Inc.
4
S71380-04-000
05/10
Share Link: 