HEF4053B Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
производитель
HEF4053B Datasheet PDF : 19 Pages
| |||
Nexperia
HEF4053B
Triple single-pole double-throw analog switch
9,
QHJDWLYH
SXOVH
9
9,
SRVLWLYH
SXOVH
9
W:
90
WI
WU
90
W:
38/6(
9,
*(1(5$725
9'' 9,
92
'87
57
90
WU
WI
90
9''
5/ 6
RSHQ
&/
966
9((
DDM
Test data is given in Table 10.
Definitions:
DUT = Device Under Test.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including test jig and probe.
RL = Load resistance.
Fig 15. Test circuit for measuring switching times
Table 10. Test data
Input
nYn, nZ Sn and E tr, tf
VDD or VEE VDD or VSS 20 ns
VM
0.5VDD
Load
CL
50 pF
RL
10 k
S1 position
tPHL[1]
tPLH
VDD or VEE VEE
tPZH, tPHZ tPZL, tPLZ other
VEE
VDD
VEE
[1] For nYn to nZ or nZ to nYn propagation delays use VEE. For Sn to nYn or nZ propagation delays use VDD.
HEF4053B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 25 March 2016
© Nexperia B.V. 2017. All rights reserved
10 of 19
Share Link: 