MC12026A
Table 3. ELECTRICAL CHARACTERISTICS (VCC = 4.5 to 5.5; TA = −40 to 85°C, unless otherwise noted.)
Characteristic
Symbol
Min
Typ
Max
Toggle Frequency (Sin Wave)
ft
0.1
1.4
1.1
Supply Current Output Unloaded (Pin 2)
Modulus Control Input High (MC)
Modulus Control Input Low (MC)
Divide Ratio Control Input High (SW)
Divide Ratio Control Input Low (SW)
Output Voltage Swing
(RL = 560 W; IO = 5.5 mA) (Note 1)
(RL = 1.1 kW; IO = 2.9 mA) (Note 2)
ICC
VIH1
VIL1
VIH2
VIL2
Vout
−
2.0
GND
VCC − 0.5 V
OPEN
1.0
4.0
−
−
VCC
OPEN
1.6
5.3
VCC
0.8
VCC + 0.5 V
OPEN
−
Modulus Setup Time MC to Out (Note 3)
Input Voltage Sensitivity
100−250 MHz
250−1100 MHz
tSET
−
Vin
400
100
6.0
9.0
−
1000
−
1000
1. Divide Ratio of ÷8/9 at 1.1 GHz, CL = 8.0 pF.
2. Divide Ratio of ÷16/17 at 1.1 GHz, CL = 8.0 pF.
3. Assuming RL = 560 W at 1.1 GHz.
Unit
GHz
mA
V
V
V
−
Vpp
ns
mVpp
DQ
DQ
DQ
In
C QB
C QB
C
QB
M
In
MC
1
D QB
D QB
0
CQ
CQ
SW
Out
Figure 1. Logic Diagram (MC12026A)
Prop. Delay
In
Out
MC Setup
MC
MC Release
Modulus setup time MC to out is the MC
setup or MC release plus the prop delay.
Figure 2. Modulus Setup Time
www.onsemi.com
2