A6259H Просмотр технического описания (PDF) - Allegro MicroSystems

Номер в каталоге

Компоненты Описание

производитель

A6259H

Universal-Input 13W 100kHz Flyback Switching Regulators

Allegro MicroSystems 

STR-A6259H

Universal Input 13 W 100 kHz

Flyback Switching Regulators

SwRitecghuilnagtors

ELECTRICAL CHARACTERISTICS for Controller (MIC) continued, valid at TA = 25°C, VCC = 18 V, unless otherwise specified

Constant Current Set Voltage

VSET(CC)

(FB/CC/OLP terminal voltage at which IFB changes from

4-3 280 μA to 16 μA due to VFB increasing from 5 V)

Measurement circuit 4

4.9

5.8

6.7 V

Constant Current Reset

Voltage

Start-Up Current

VRES(CC)

Istartup

OVP Threshold Voltage

VCC(OVPth)

Latch Circuit Sustaining

Current1

ICC(H)

Latch Circuit Release

Voltage1

Thermal Shutdown Operating

Temperature

VCC(LaOFF)

TJ(TSD)

(FB/CC/OLP terminal voltage at which IFB changes from

4-3 16 μA to 280 μA due to VFB decreasing from 8 V)

VRES(CC) × VCC = 25 V, Measurement circuit 4, VCC = 25 V

6-3

(Outflow current from VCC terminal at VDD = 600 V)

Measurement circuit 5, VCC = 13 V

(VCC at which the oscillation of the D terminal waveform

5-3 stops due to VCC increasing from 18 V)

Measurement circuit 1, VCC = 18 through 31 to 35.2 V

(Inflow current into VCC at VCC = 8.4 V, after OVP

5-3 operation)

Measurement circuit 1, VCC = 35.2 to 8.6 V

(VCC at which ICC drops below 20 μA due to decreasing

5-3 VCC after OVP operation)

Measurement circuit 1, VCC = 35.2 through 5.9 to 8.6 V

3.5

3.9

4.3 V

0.77 1.1 1.43 mA

28.8 32 35.2 V

–

–

270 μA

5.9

7.2

8.6 V

125 140

– °C

ELECTRICAL CHARACTERISTICS for MOSFET, valid at TA = 25°C, VCC = 18 V, unless otherwise specified

Drain-to-Source Breakdown

Voltage

VDSS

8-1 Measurement circuit 6, ID = 300 μA

650

–

–

V

Drain Leakage Current

IDSS

8-1

(Inflow current into D terminal at VDD = 650 V)

Measurement circuit 5

–

–

300 μA

On-Resistance

RDS(ON)

8-1 Measurement circuit 3, ID = 0.4 A

–

–

6

Ω

Switching Time

tf

8-1 Measurement circuit 2

–

–

250 ns

Thermal Resistance

Rθch-F

Between channel and internal frame; measured at the root

of terminal 3

–

–

52 °C/W

1Latch circuit enabled when OVP and TSD in operation

6

115 Northeast Cutoff, Box 15036

Worcester, Massachusetts 01615-0036

Share Link: