H8/3060 Просмотр технического описания (PDF) - Renesas Electronics
Номер в каталоге
Компоненты Описание
производитель
H8/3060 Datasheet PDF : 1021 Pages
| |||
10.3 Operation .......................................................................................................................... 350
10.3.1 Overview.............................................................................................................. 350
10.3.2 Output Timing ..................................................................................................... 351
10.3.3 Normal TPC Output............................................................................................. 352
10.3.4 Non-Overlapping TPC Output............................................................................. 354
10.3.5 TPC Output Triggering by Input Capture............................................................ 356
10.4 Usage Notes ...................................................................................................................... 357
10.4.1 Operation of TPC Output Pins............................................................................. 357
10.4.2 Note on Non-Overlapping Output ....................................................................... 357
Section 11 Watchdog Timer............................................................................................. 359
11.1 Overview........................................................................................................................... 359
11.1.1 Features................................................................................................................ 359
11.1.2 Block Diagram..................................................................................................... 360
11.1.3 Pin Configuration ................................................................................................ 360
11.1.4 Register Configuration......................................................................................... 361
11.2 Register Descriptions........................................................................................................ 361
11.2.1 Timer Counter (TCNT)........................................................................................ 361
11.2.2 Timer Control/Status Register (TCSR)................................................................ 362
11.2.3 Reset Control/Status Register (RSTCSR)............................................................ 364
11.2.4 Notes on Register Rewriting................................................................................ 365
11.3 Operation .......................................................................................................................... 367
11.3.1 Watchdog Timer Operation ................................................................................. 367
11.3.2 Interval Timer Operation ..................................................................................... 368
11.3.3 Timing of Setting of Overflow Flag (OVF)......................................................... 369
11.3.4 Timing of Setting of Watchdog Timer Reset Bit (WRST) .................................. 370
11.4 Interrupts........................................................................................................................... 371
11.5 Usage Notes ...................................................................................................................... 371
Section 12 Serial Communication Interface ................................................................ 373
12.1 Overview........................................................................................................................... 373
12.1.1 Features................................................................................................................ 373
12.1.2 Block Diagram..................................................................................................... 375
12.1.3 Pin Configuration ................................................................................................ 376
12.1.4 Register Configuration......................................................................................... 377
12.2 Register Descriptions........................................................................................................ 378
12.2.1 Receive Shift Register (RSR) .............................................................................. 378
12.2.2 Receive Data Register (RDR).............................................................................. 378
12.2.3 Transmit Shift Register (TSR)............................................................................. 379
12.2.4 Transmit Data Register (TDR) ............................................................................ 379
Rev. 6.00 Mar 18, 2005 page xviii of xlviii
Share Link: 