DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

BD82HM55QMNT Просмотр технического описания (PDF) - Intel

Номер в каталоге
Компоненты Описание
производитель
BD82HM55QMNT Datasheet PDF : 934 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
5.23
5.24
5.25
5.26
5.27
5.28
5.22.1 Intel® High Definition Audio Docking (Mobile Only).................................... 244
5.22.1.1 Dock Sequence ....................................................................... 244
5.22.1.2 Exiting D3/CRST# when Docked................................................ 245
5.22.1.3 Cold Boot/Resume from S3 When Docked................................... 246
5.22.1.4 Undock Sequence.................................................................... 246
5.22.1.5 Normal Undock ....................................................................... 246
5.22.1.6 Surprise Undock...................................................................... 247
5.22.1.7 Interaction Between Dock/Undock and Power Management States . 247
5.22.1.8 Relationship between HDA_DOCK_RST# and HDA_RST# .............. 247
Intel® Active Management Technology 6.0 (Intel® AMT) ....................................... 248
5.23.1 Intel® AMT6.x and ASF 2.0 Features ....................................................... 249
5.23.2 Intel® AMT Requirements ...................................................................... 249
Serial Peripheral Interface (SPI) ........................................................................ 250
5.24.1 SPI Supported Feature Overview ............................................................ 250
5.24.1.1 Non-Descriptor Mode ............................................................... 250
5.24.1.2 Descriptor Mode ...................................................................... 250
5.24.1.3 Device Partitioning .................................................................. 252
5.24.2 Flash Descriptor ................................................................................... 253
5.24.2.1 Descriptor Master Region ......................................................... 254
5.24.3 Flash Access ........................................................................................ 255
5.24.3.1 Direct Access Security.............................................................. 255
5.24.3.2 Register Access Security .......................................................... 255
5.24.4 Serial Flash Device Compatibility Requirements ........................................ 256
5.24.4.1 PCH SPI Based BIOS Requirements............................................ 256
5.24.4.2 Integrated LAN Firmware SPI Flash Requirements........................ 256
5.24.4.3 Intel® Management Engine Firmware SPI Flash Requirements ....... 257
5.24.4.4 Hardware Sequencing Requirements .......................................... 257
5.24.5 Multiple Page Write Usage Model............................................................. 258
5.24.5.1 Soft Flash Protection................................................................ 258
5.24.5.2 BIOS Range Write Protection .................................................... 259
5.24.5.3 SMI# Based Global Write Protection........................................... 259
5.24.6 Flash Device Configurations ................................................................... 259
5.24.7 SPI Flash Device Recommended Pinout.................................................... 259
5.24.8 Serial Flash Device Package ................................................................... 260
5.24.8.1 Common Footprint Usage Model ................................................ 260
5.24.8.2 Serial Flash Device Package Recommendations ........................... 260
Intel® Quiet System Technology (Intel® QST) (Desktop Only) ............................... 261
5.25.1 PWM Outputs ....................................................................................... 261
5.25.2 TACH Inputs ........................................................................................ 261
Feature Capability Mechanism ........................................................................... 261
PCH Display Interfaces ..................................................................................... 262
5.27.1 Analog Display Port Characteristics ......................................................... 262
5.27.1.1 Integrated RAMDAC................................................................. 262
5.27.1.2 DDC (Display Data Channel) ..................................................... 263
5.27.2 Digital Display Interfaces ....................................................................... 263
5.27.2.1 LVDS (Mobile only) .................................................................. 263
5.27.2.2 LVDS Pair States ..................................................................... 264
5.27.2.3 Single Channel versus Dual Channel Mode .................................. 265
5.27.2.4 Panel Power Sequencing........................................................... 265
5.27.2.5 LVDS DDC .............................................................................. 266
5.27.2.6 High Definition Multimedia Interface .......................................... 266
5.27.2.7 Digital Video Interface (DVI) ..................................................... 267
5.27.2.8 Display Port............................................................................ 267
5.27.2.9 Embedded DisplayPort ............................................................. 268
5.27.2.10DP Aux Channel ...................................................................... 268
5.27.2.11DP Hot-Plug Detect (HPD) ........................................................ 268
5.27.2.12Integrated Audio over HDMI and DisplayPort............................... 268
5.27.2.13Serial Digital Video Out (SDVO)................................................. 269
5.27.2.14Control Bus ............................................................................ 269
5.27.2.15High-bandwidth Digital Content Protection (HDCP)....................... 269
5.27.3 Mapping of Digital Display Signals ........................................................... 270
5.27.3.1 Control Bus ............................................................................ 271
5.27.4 Multiple Display Configurations ............................................................... 271
Intel® Virtualization Technology ........................................................................ 272
5.28.1 Intel® VT-d Objectives .......................................................................... 272
5.28.2 Intel® VT-d Features Supported.............................................................. 272
8
Datasheet

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]