DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74VHCT14AMTCX_NL Просмотр технического описания (PDF) - Fairchild Semiconductor

Номер в каталоге
Компоненты Описание
производитель
74VHCT14AMTCX_NL
Fairchild
Fairchild Semiconductor Fairchild
74VHCT14AMTCX_NL Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
December 1998
Revised February 2005
74VHCT14A
Hex Schmitt Inverter
General Description
The VHCT14A is an advanced high speed CMOS Hex
Schmitt Inverter fabricated with silicon gate CMOS technol-
ogy. The VHCT14A contains six independent inverters
which are capable of transforming slowly changing input
signals into sharply defined, jitter-free output signals.
Protection circuits ensure that 0V to 7V can be applied to
the input pins without regard to the supply voltage and to
the output pins with VCC 0V. These circuits prevent
device destruction due to mismatched supply and input/
output voltages. This device can be used to interface 3V to
5V systems and two supply systems such as battery
backup.
Features
s High speed: tPD 5.0 ns (typ) at TA 25qC
s High noise immunity: VIH 2.0V, VIL 0.8V
s Power down protection is provided on all inputs and out-
puts
s Low noise: VOLP 1.0V (max)
s Low power dissipation:
ICC 2 PA (max) @ TA 25qC
s Pin and function compatible with 74HCT14
Ordering Code:
Order Number
Package
Number
Package Description
74VHCT14AM
M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT14ASJ
M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT14AMTC
MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT14AMTCX_NL MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
(Note 1)
Wide
74VHCT14AN
N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names
An
On
Description
Inputs
Outputs
Truth Table
A
L
H
© 2005 Fairchild Semiconductor Corporation DS500147
O
H
L
www.fairchildsemi.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]