DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SI531 Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
производитель
SI531 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Si530/531
Table 4. CLK± Output Phase Jitter
Parameter
Phase Jitter (RMS)1
for FOUT > 500 MHz
Phase Jitter (RMS)1
for FOUT of 125 to 500 MHz
Phase Jitter (RMS)
for FOUT of 10 to 160 MHz
CMOS Output Only
Symbol
Test Condition
Min
Typ
J
12 kHz to 20 MHz (OC-48)
0.25
50 kHz to 80 MHz (OC-192)
0.26
J
12 kHz to 20 MHz (OC-48)
0.36
50 kHz to 80 MHz (OC-192)2
0.34
J
12 kHz to 20 MHz (OC-48)2
0.62
50 kHz to 20 MHz2
0.61
Notes:
1. Refer to AN256 for further information.
2. Max offset frequencies: 80 MHz for FOUT > 250 MHz, 20 MHz for 50 MHz < FOUT <250 MHz,
2 MHz for 10 MHz < FOUT <50 MHz.
Max Unit
0.40 ps
0.37 ps
0.50 ps
0.42 ps
ps
ps
Table 5. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Period Jitter*
JPER
RMS
Peak-to-Peak
2
ps
14
ps
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
Table 6. CLK± Output Phase Noise (Typical)
Offset Frequency (f)
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
10 MHz
100 MHz
120.00 MHz
LVDS
–112
–122
–132
–137
–144
–150
n/a
156.25 MHz
LVPECL
–105
–122
–128
–135
–144
–147
n/a
622.08 MHz
LVPECL
–97
–107
–116
–121
–134
–146
–148
Unit
dBc/Hz
4
Rev. 1.5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]