LH28F016SC-L Просмотр технического описания (PDF) - Sharp Electronics

Номер в каталоге

Компоненты Описание

производитель

LH28F016SC-L

16 M-bit (2 MB x 8) SmartVoltage Flash Memories

Sharp Electronics 

1FFFFF

1F0000

1EFFFF

1E0000

1DFFFF

1D0000

1CFFFF

1C0000

1BFFFF

1B0000

1AFFFF

1A0000

19FFFF

190000

18FFFF

180000

17FFFF

170000

16FFFF

160000

15FFFF

150000

14FFFF

140000

13FFFF

130000

12FFFF

120000

11FFFF

110000

10FFFF

100000

0FFFFF

0F0000

0EFFFF

0E0000

0DFFFF

0D0000

0CFFFF

0C0000

0BFFFF

0B0000

0AFFFF

0A0000

09FFFF

090000

08FFFF

080000

07FFFF

070000

06FFFF

060000

05FFFF

050000

04FFFF

040000

03FFFF

030000

02FFFF

020000

01FFFF

010000

00FFFF

000000

64 k-Byte Block

31

64 k-Byte Block

30

64 k-Byte Block

29

64 k-Byte Block

28

64 k-Byte Block

27

64 k-Byte Block

26

64 k-Byte Block

25

64 k-Byte Block

24

64 k-Byte Block

23

64 k-Byte Block

22

64 k-Byte Block

21

64 k-Byte Block

20

64 k-Byte Block

19

64 k-Byte Block

18

64 k-Byte Block

17

64 k-Byte Block

16

64 k-Byte Block

15

64 k-Byte Block

14

64 k-Byte Block

13

64 k-Byte Block

12

64 k-Byte Block

11

64 k-Byte Block

10

64 k-Byte Block

9

64 k-Byte Block

8

64 k-Byte Block

7

64 k-Byte Block

6

64 k-Byte Block

5

64 k-Byte Block

4

64 k-Byte Block

3

64 k-Byte Block

2

64 k-Byte Block

1

64 k-Byte Block

0

Fig. 1 Memory Map

LH28F016SC-L/SCH-L

2 PRINCIPLES OF OPERATION

The LH28F016SC-L/SCH-L SmartVoltage flash

memories include an on-chip WSM to manage

block erase, byte write, and lock-bit configuration

functions. It allows for : 100% TTL-level control

inputs, fixed power supplies during block erasure,

byte write, and lock-bit configuration, and minimal

processor overhead with RAM-like interface timings.

After initial device power-up or return from deep

power-down mode (see Table 2 "Bus Operations"),

the device defaults to read array mode. Manipulation

of external memory control pins allow array read,

standby, and output disable operations.

Status register and identifier codes can be

accessed through the CUI independent of the VPP

voltage. High voltage on VPP enables successful

block erasure, byte writing, and lock-bit

configuration. All functions associated with altering

memory contents—block erase, byte write, lock-bit

configuration, status, and identifier codes—are

accessed via the CUI and verified through the

status register.

Commands are written using standard micro-

processor write timings. The CUI contents serve as

input to the WSM, which controls the block erase,

byte write, and lock-bit configuration. The internal

algorithms are regulated by the WSM, including

pulse repetition, internal verification, and margining

of data. Addresses and data are internally latched

during write cycles. Writing the appropriate

command outputs array data, accesses the

identifier codes, or outputs status register data.

Interface software that initiates and polls progress

of block erase, byte write, and lock-bit configuration

can be stored in any block. This code is copied to

and executed from system RAM during flash

memory updates. After successful completion,

reads are again possible via the Read Array

command. Block erase suspend allows system

-7-

Share Link: