DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STLC1 Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге
Компоненты Описание
производитель
STLC1
ST-Microelectronics
STMicroelectronics ST-Microelectronics
STLC1 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STLC1
ELECTRICAL CHARACTERISTICS FOR FEEDBACK AND CONTROL (TJ=-40 to 125°C unless
otherwise specified. Typical values are referred at TJ=25°C, VB+=14V)
Symbol
Parameter
Test Conditions
Min. Typ. Max. Unit
VLOUT Lamp Outage Detect
Threshold Voltage
TJ=25°C
150 200 250 mV
VH-SHORT Output Overcurrent
Threshold Voltage
TJ=25°C
1.2
1.3
1.6
V
VREF
External Voltage
Reference
VTURN = VSTOP = VTAIL = VB+
IREF = 500µA
3.6 3.8
4
V
VFB
Internal Band-gap Voltage VTURN = VSTOP =VTAIL = VB+
Reference (see schematic
diagram)
1.15 1.24 1.3
V
VLH(en)
Device Enabled Lamp
Outage no fault High
Voltage
VB+ = 9 to 16V, ILMP-OUT < -4mA At
least one input enabled. No fault
condition.
VB+-2
VB+
V
VLH(dis)
Device Disabled Lamp
Outage no fault High
Voltage
VB+ = 9 to 16V, ILMP-OUT < -2mA
VTURN = VSTOP = VTAIL = 0V
VB+-2
VB+
V
VLL
Lamp Outage fault Low
VB+ = 9 to 16V ILMP-OUT < 100mA At
1.5
V
Voltage
least one input enabled. Fault condition.
R(IN)
TURN, STOP and TAIL
Input Resistance
VB+ = 12V,
18.5
k
TSHDN Thermal Shutdown
Threshold
(see Note 4)
150
°C
THYST Thermal Shutdown
Hysteresis
(see Note 4)
10
°C
tF(on)
Time to Fault Indication
ON
60
µs
tF(off)
Time to Fault Indication
OFF
8
ms
VTS-PWM(L) TS-PWM Low State
Voltage (see table 1)
0.1VREF V
VTS-PWM(M) TS-PWM Mid State
Voltage (see table 1)
0.21VREF
0.79VREF V
VTS-PWM(H) TS-PWM High State
Voltage (see table 1)
0.98VREF
V
Note 1: The device is powered. If only one of the three inputs is enabled (the remaining inputs are shorted to ground), tSMPS-ON is the time
required for the OUT voltage to reach the10% of its own steady state value
Note 2: The device is powered. If only one of the three inputs is brought high (the remaining inputs are shorted to ground), TLSD-ON is the
time required for the current to flow in the enabled LSD
Note 3: The device is powered and at least one input is enabled. If this input is disabled, TLSD-OFF is the time required for the current to be-
come zero in the previously enabled LSD.
Note 4: Guaranteed by design, not tested in production.
FUNCTIONAL DESCRIPTION
SMPS
The N-channel Power MOSFET is source
grounded, thus it is possible to use any converter
configuration with the power switch connected to
ground. A SEPIC topology (Single Ended Primary
Inductor Current) is shown in the typical
application schematic.
INPUTS PINS
The IC’s inputs are TURN, STOP and TAIL. If all
inputs are disabled, SMPS and most of the
6/16
internal control and diagnostic circuitry are not
active. This is done in order to maintain the
stand-by quiescent current at very low values.
When only one of these inputs is put high (e.g
connected to VB+), a device start-up phase
begins. First the CREF capacitor is charged and,
once the voltage on it has reached about 95% of
its steady state value (VREF), the SMPS is
enabled. In order to allow the output to reach the
regulated voltage value faster, the LSD
corresponding to the input enabled will conduct

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]