AD9204(RevA) Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
AD9204
(Rev.:RevA)
(Rev.:RevA)
Analog Devices
AD9204 Datasheet PDF : 36 Pages
| |||
AD9204
TIMING SPECIFICATIONS
Table 5.
Parameter
SYNC TIMING REQUIREMENTS
tSSYNC
tHSYNC
SPI TIMING REQUIREMENTS
tDS
tDH
tCLK
tS
tH
tHIGH
tLOW
tEN_SDIO
tDIS_SDIO
Test Conditions/Comments
Min
SYNC to rising edge of CLK setup time
SYNC to rising edge of CLK hold time
Setup time between the data and the rising edge of SCLK
2
Hold time between the data and the rising edge of SCLK
2
Period of the SCLK
40
Setup time between CSB and SCLK
2
Hold time between CSB and SCLK
2
SCLK pulse width high
10
SCLK pulse width low
10
Time required for the SDIO pin to switch from an input to an
10
output relative to the SCLK falling edge
Time required for the SDIO pin to switch from an output to an 10
input relative to the SCLK rising edge
CLK+
SYNC
tSSYNC
tHSYNC
Figure 4. SYNC Input Timing Requirements
Data Sheet
Typ
Max Unit
0.24
ns
0.40
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Rev. A | Page 8 of 36
Share Link: