DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC1164-6 Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
производитель
LTC1164-6 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC1164-6
TYPICAL PERFOR A CE CHARACTERISTICS
THD + Noise vs RMS Input
(Elliptic Response)
– 40
– 45
(fCLK/fC) = 100:1 OR 50:1
fIN = 1kHz, TA = 25°C
– 50
– 55
– 60
VS = ±5V
– 65
– 70
– 75
– 80
VS = ±7.5V
– 85
– 90
0.1
1
INPUT (VRMS)
5
1164-6 G17
THD + Noise vs RMS Input for
Single 5V (Elliptic Response)
– 40
– 45
(fCLK/fC) = 100:1 OR 50:1
fIN = 1kHz, TA = 25°C
– 50
– 55
AB
– 60
– 65
– 70
– 75
– 80
– 85
A. GND = 2.5V
B. GND = 2V
– 90
0.1
INPUT (VRMS)
1
2
1164-6 G18
Power Supply Current vs Power
Supply Voltage
12
11
– 55°C
10
9
8
25°C
7
125°C
6
5
4
3
2
1
0
0 1 2 3 4 5 6 7 8 9 10
POWER SUPPLY (V+ OR V)
1164-6 G19
Transient Response
Transient Response
1ms/DIV
1164-6 G20
VS = ±7.5V, VIN = ±3V 100Hz SQUARE WAVE
fCLK = 500kHz, (fCLK/fC) = 100:1, fCUTOFF = 5kHz
ELLIPTIC RESPONSE
1ms/DIV
1164-6 G21
VS = ±7.5V, VIN = ±3V 100Hz SQUARE WAVE
fCLK = 800kHz, (fCLK/fC) = 160:1, fCUTOFF = 5kHz
LINEAR PHASE RESPONSE
PI FU CTIO S (14-Lead Dual-In-Line Package)
NC (Pins 1, 8, 13): Pins 1, 8, and 13 are not connected to
any internal circuit point on the device and should prefer-
ably be tied to analog ground.
VIN (Pin 2): The input pin is connected internally through
a 50k resistor tied to the inverting input of an op amp.
GND (Pins 3, 5): The filter performance depends on the
quality of the analog signal ground. For either dual or
single supply operation, an analog ground plane sur-
rounding the package is recommended. The analog ground
plane should be connected to any digital ground at a single
point. For dual supply operation, Pins 3 and 5 should be
connected to the analog ground plane. For single supply
operation Pins 3 and 5 should be biased at 1/2 supply and
they should be bypassed to the analog ground plane with
6
at least a 1µF capacitor (Figure 2). For single 5V operation
at the highest fCLK of 1MHz, Pins 3 and 5 should be biased
at 2V. This minimizes passband gain and phase variations
(see Typical Performance Characteristics curves: Maxi-
mum Passband for Single 5V, 50:1; and THD + Noise vs
RMS Input for Single 5V, 50:1).
V+ (Pins 4, 12):The V+ (Pin 4) and the V (Pin 12) should
be bypassed with a 0.1µF capacitor to an adequate analog
ground. The filter’s power supplies should be isolated
from other digital or high voltage analog supplies. A low
noise linear supply is recommended. Using a switching
power supply will lower the signal-to-noise ratio of the
filter. The supply during power-up should have a slew rate
less than 1V/µs. When V+ is applied before V and V
11646fa

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]