CMX208 Просмотр технического описания (PDF) - CML Microsystems Plc
Номер в каталоге
Компоненты Описание
производитель
CMX208 Datasheet PDF : 25 Pages
| |||
ISDN Dual Telephony Protocol Engine
CMX208
1.3 Signal List
S1 Package
80QFP
Signal
Description
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Name
SCL
SDA
ISDNRST
N/C
N/C
N/C
RSTN
DVDD1
XTALN
XTAL
DVSS1
LED1
LED2
N/C
LED4
N/C
N/C
N/C
LED8
STN
LED9
WRN
RDN
A19
A18
A17
A16
A15
Type
O/P
BI
O/P
O/P
O/P
O/P
I/P
Power
O/P
I/P
Power
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
EEPROM - Serial Clock
EEPROM - Serial Data
ISDN S-interface Chip Reset
Do not make any connection to this pin
Do not make any connection to this pin
Do not make any connection to this pin
CMX208 Chip Reset (active low)
The digital positive supply rail. Levels and voltages are
dependent upon this supply. This pin should be
decoupled to DVSS by a capacitor
The output of the on-chip Xtal oscillator inverter
The input to the oscillator inverter from the Xtal circuit
The digital negative supply rail (ground)
POTS Port 1 Off-Hook Indicator (HK1)
POTS Port 2 Off-Hook Indicator (HK2)
Do not make any connection to this pin
POTS Port 2 Call Connected Indicator (CN2)
Do not make any connection to this pin
Do not make any connection to this pin
Do not make any connection to this pin
ISDN Line Activated Indicator (AR)
Watchdog Timer Stimulus
POTS Port 1 Call Connected Indicator (CN1)
Memory Write Access Strobe
Memory Read Access Strobe
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
© 1999 Consumer Microcircuits Limited
4
© 1999 Chiron Technology Limited
D/208/1
Share Link: 