50S116T Просмотр технического описания (PDF) - CERAMATE TECHNICAL
Номер в каталоге
Компоненты Описание
производитель
50S116T Datasheet PDF : 42 Pages
| |||
6. BLOCK DIAGRAM
50S116T
SDRAM
CLK
CKE
CLOCK
BUFFER
CS
RAS
CAS
WE
COMMAND
DECODER
CONTROL
SIGNAL
GENERATOR
A10
MODE
A0
REGISTER
A9
ADDRESS
BA
BUFFER
REFRESH
COUNTER
COLUMN
COUNTER
COLUMN DECODER
R
O
W
CELL ARRAY
D
E
BANK #0
C
O
D
E
R
SENSE AMPLIFIER
DATA CONTROL
CIRCUIT
DQ
BUFFER
DQ0
DQ15
LDQM
UDQM
COLUMN DECODER
R
O
W
D
CELL ARRAY
E
BANK #1
C
O
D
E
R
SENSE AMPLIFIER
Note: The cell array configuration is 2048 * 256 * 16
* All specs and applications shown above subject to change without prior notice.
1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C
Tel:886-3-3214525
Fax:886-3-3521052
Page 6 of 42
Email: server@ceramate.com.tw
Http: www.ceramate.com.tw
Rev 1.0 Aug.20,2002
Share Link: 