PI90LVB16L Просмотр технического описания (PDF) - Pericom Semiconductor Corporation
Номер в каталоге
Компоненты Описание
производитель
PI90LVB16L Datasheet PDF : 12 Pages
| |||
PI90LVB16
3V Bus LVDS 1-to-6
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455C6677l88o9900c11k2233B4455u6677f88f99e0011r22/33B4455u6677s88T9900r11a2211n2233s44c55e6677i88v99e00r1122
Switching Characteristics
Differential Driver Timing Requuirements
(Over supply voltage and operating temperature ranges, unless otherwise specificed(7,8)
Symbol
Parameter
Conditions
Min. Typ.(1) Max. Units
tPHLDD
tPLHDD
tPHLCrd
tPLHCrd
Differential Propagation Delay High to Low. CrdCLKIN to CLKI/O
Differential Propagation Delay Low to High. CrdCLKIN to CLKI/O
CrdCLKIN to CLKOUT Propagation Delay High to Low
CrdCLKIN to CLKOUT Propagation Delay Low to High
CL = 15pF
RL = 37.5Ω
Figures 6 & 7
CL = 15pF
Figures 8 & 9
1.0 1.5 2.2
1.0 1.3 2.2
ns
2.0 2.8 4.5
2.0 2.8 4.5
tSK1D Differential Skew tPLH tPHL(13)
600 ps
tSK2D
tTLHD
Differential Part-to-Part Skew(14)
Differential Transition Time(9), (20% to 80%)
CL = 15pF
Figures 6 & 7
TBD
0.2 0.35 0.65
tTHLD Differential Transition Time(9), (80% to 20%)
0.2 0.35 0.65
tPHZD
tPLZD
tPZHD
tPZLD
Transition Time Low to 3-State. DE to CLKI/O
Transition Time Low to 3-State. DE to CLKI/O
Transition Time 3-State-to-High. DE to CLKI/O
Transition Time 3-State-to-Low. DE to CLKI/O
VIN = 0V to VCC
CL = 15pF
RL = 37.5Ω
Figures 10 & 11
2.6 ns
2.6
4.3
3.6
fMAX Maximum Operating Frequency(15)
100 160
MHz
Notes:
1. Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. These ratings
are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics specifies conditions of
device operation.
2. ESD Rating: ESD qualification is performed per the following: HBM (1.5kΩ, 100pF), Machine Model (250V, 0Ω), IEC 1000-4-2. All VCC
pins connected together, all ground pins connected together.
3. Current into device pins are defined as positive. Current out of device pins defined as negative. All voltages are referenced to ground except
VID, VOD, VTH, and VTL
4. All typicals are given for: VCC = +3.3V and TA = +25°C.
5. The VCMR range is reduced for larger VID. Example: If VID=400 mV, then VCMR is 02V to 2.2VAVID up to VCC-0V may be applied
between the CLKI/O+ and CLKI/O inputs, with the Common Mode set to VCC/2.
6. Only one output should be momentarily shorted at a time. Do not exceed package power dissipation rating.
7. CL includes probe and fixture capacitance.
8. Generator waveform for all tests unless otherwise specified: f = 25 MHz, Zo = 50Ω, tr = 1ns, tf = 1ns (10%90%). To ensure fastest
propagation delay and minimum skew, clock input edge rates should not be slower than 1ns/V; control signals not slower than 3ns/V.
In general, the faster the input edge rate, the better the AC performance,
9. All device output transition times are based on characterization measurements and are guaranteed by design.
10. tSKIR is the difference in receiver propagation delay tPLH-tPHL of one device, and is the duty cycle distortion of the output at any given
temperature and VCC. The propagation delay specification is a device-to-device worst case over process, voltage and temperature.
11. tSK2R is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same direction.
This parameter is guaranteed by design and characterization.
12. tSK3R part-to-part skew, is the difference in receiver propagation delay between devices of any outputs switching in the same direction.
This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. tSK3R is
defined as Max-Min differential propagation delay. This parameter is guaranteed by design and characterization.
13. tSK1D is the difference in driver propagation delay tPLH-tPHLand is the duty cycle distortion of the CLKI/O outputs.
14. tSK2D part-to-part skew, is the difference in driver propagation delay between devices of any outputs switching in the same direction. This
specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. tSK2D is
defined as Max-Min differential propagation delay.
15. Generator input conditions: trtf < 1ns, 50% duty cycle, differential (1.10V to 1.35V pk-pk). Output Criteria: 60%/40% duty cycle,
VOL(max) 0.4V, VOH(min) 2.7V, Load - 7pF (stray plus probes).
6
PS8536A 05/21/01
Share Link: 