DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EM6A9320BI Просмотр технического описания (PDF) - Etron Technology

Номер в каталоге
Компоненты Описание
производитель
EM6A9320BI
Etron
Etron Technology Etron
EM6A9320BI Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
EtronTech 4Mx32 DDR SDRAM
EM6A9320BI
Mode Register Set (MRS)
The mode register is divided into various fields depending on functionality.
Burst Length Field (A2, A1, A0)
This field specifies the data length of column access and selects the Burst Length.
Addressing Mode Select Field (A3)
The Addressing Mode can be Interleave Mode or Sequential Mode. Both Sequential Mode and
Interleave Mode support burst length of 2, 4 and 8. Full page burst length is only for Sequential mode.
CAS# Latency Field (A6, A5, A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first
read data. The minimum whole value of CAS# Latency depends on the frequency of CK. The
minimum whole value satisfying the following formula must be programmed into this field.
tCAC(min) CAS# Latency X tCK
Test Mode field :A7; DLL Reset Mode field : A8
These two bits must be programmed to "00" in normal operation.
( BA0, BA1)
Mode Resistor Bitmap
BA1 BA0 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
0 Mode RFU must be set to “0” DLL(1) TM
CAS Latency
BT
Burst Lenght
BA0 Register Mode
0
MRS
1
EMRS
A8 A7
Mode
0
0
Normal
1
0 Reset DLL
0
1 Test Mode
A3
Type
0 Sequential
1 Interleave
A6 A5 A4
CAS Latency
0
1
0
2 clocks
0
1
1
3 clocks
1
0
0
4 clocks
1
0
1
Reserved
1
1
0
2.5 clocks
All other Reserved
A2 A1 A0
Burst Length
0
0
1
2
0
1
0
4
0
1
1
8
1
1
1 Full Page (Sequential)
All other Reserved
Burst Definition, Addressing Sequence of Sequential and Interleave Mode
Note :
Burst Length
Start Address
A2 A1 A0
Sequential
2
XX0
XX1
0, 1
1, 0
X00
0, 1, 2, 3
4
X01
X10
1, 2, 3, 0
2, 3, 0, 1
X11
3, 0, 1, 2
0 0 0 0, 1, 2, 3, 4, 5, 6, 7
0 0 1 1, 2, 3, 4, 5, 6, 7, 0
0 1 0 2, 3, 4, 5, 6, 7, 0, 1
8
0 1 1 3, 4, 5, 6, 7, 0, 1, 2
1 0 0 4, 5, 6, 7, 0, 1, 2, 3
1 0 1 5, 6, 7, 0, 1, 2, 3, 4
1 1 0 6, 7, 0, 1, 2, 3, 4, 5
1 1 1 7, 0, 1, 2, 3, 4, 5, 6
1. DLL must be resetted whenever changing the operation frequency.
Interleave
0, 1
1, 0
0, 1, 2, 3
1, 0, 3, 2
2, 3, 0, 1
3, 2, 1, 0
0, 1, 2, 3, 4, 5, 6, 7
1, 0, 3, 2, 5, 4, 7, 6
2, 3, 0, 1, 6, 7, 4, 5
3, 2, 1, 0, 7, 6, 5, 4
4, 5, 6, 7, 0, 1, 2, 3
5, 4, 7, 6, 1, 0, 3, 2
6, 7, 4, 5, 2, 3, 0, 1
7, 6, 5, 4, 3, 2, 1, 0
7
Rev 0.9C
May 2006

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]